Project

General

Profile

Statistics
| Branch: | Tag: | Revision:

lustrec-tests / regression_tests / lustre_files / success / Simulink / src_switch_test / switch_test.lusi @ 0c9457a0

History | View | Annotate | Download (1.95 KB)

1
(* Generated Lustre Interface file from switch_test.lus *)
2
(* by Lustre-C compiler version 1.3-458, 2016/10/29, 22:54:50 *)
3
(* Feel free to mask some of the definitions by removing them from this file. *)
4

    
5
node switch_test (In1_1_1: real; In2_1_1: int; In3_1_1: real; In4_1_1: real; In4_1_2: real; In5_1_1: real; In6_1_1: real; In6_1_2: real; In7_1_1: real; In7_1_2: real; In7_1_3: real; In7_1_4: real; In7_1_5: real; In7_1_6: real; In8_1_1: bool; In9_1_1: real; In9_1_2: real; In9_1_3: real; In9_1_4: real; In9_1_5: real; In9_1_6: real; In10_1_1: real; In11_1_1: real; In12_1_1: real; In13_1_1: real; In13_1_2: real; In14_1_1: real; In15_1_1: real; In15_1_2: real; In16_1_1: real; In16_1_2: real; In16_1_3: real; In16_1_4: real; In16_1_5: real; In16_1_6: real; In17_1_1: int; In18_1_1: real; In18_1_2: real; In18_1_3: real; In18_1_4: real; In18_1_5: real; In18_1_6: real; In19_1_1: real; In19_1_2: real; In19_1_3: real; In19_1_4: real; In19_1_5: real; In19_1_6: real; In20_1_1: real; In21_1_1: real; In21_1_2: real; In21_1_3: real; In21_1_4: real; In21_1_5: real; In21_1_6: real; In22_1_1: real; In22_1_2: real; In23_1_1: real; In23_1_2: real; In24_1_1: real; In24_1_2: real; In25_1_1: real; In25_1_2: real; In26_1_1: real; In26_1_2: real; In27_1_1: real; In27_1_2: real; In28_1_1: real; In28_1_2: real; In29_1_1: real; In29_1_2: real; In30_1_1: real; In30_1_2: real; In31_1_1: real; In31_1_2: real; In32_1_1: real; In32_1_2: real; In33_1_1: real; In33_1_2: real) returns (Out1_1_1: real; Out2_2_1: real; Out2_2_2: real; Out3_3_1: real; Out3_3_2: real; Out3_3_3: real; Out3_3_4: real; Out3_3_5: real; Out3_3_6: real; Out4_4_1: real; Out5_5_1: real; Out5_5_2: real; Out6_6_1: real; Out6_6_2: real; Out6_6_3: real; Out6_6_4: real; Out6_6_5: real; Out6_6_6: real; Out7_7_1: real; Out7_7_2: real; Out7_7_3: real; Out7_7_4: real; Out7_7_5: real; Out7_7_6: real; Out8_8_1: real; Out8_8_2: real; Out9_9_1: real; Out9_9_2: real; Out10_10_1: real; Out10_10_2: real; Out11_11_1: real; Out11_11_2: real);
6