1
|
|
2
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
|
3
|
|
4
|
-- This file is part of VESTs (Vhdl tESTs).
|
5
|
|
6
|
-- VESTs is free software; you can redistribute it and/or modify it
|
7
|
-- under the terms of the GNU General Public License as published by the
|
8
|
-- Free Software Foundation; either version 2 of the License, or (at
|
9
|
-- your option) any later version.
|
10
|
|
11
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
12
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
13
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
14
|
-- for more details.
|
15
|
|
16
|
-- You should have received a copy of the GNU General Public License
|
17
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
18
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19
|
|
20
|
entity inline_01 is
|
21
|
|
22
|
end entity inline_01;
|
23
|
|
24
|
|
25
|
----------------------------------------------------------------
|
26
|
|
27
|
|
28
|
architecture test of inline_01 is
|
29
|
begin
|
30
|
|
31
|
|
32
|
process_2_a : process is
|
33
|
|
34
|
type t1 is (t1_1, t1_2);
|
35
|
type t2 is (t2_1, t2_2);
|
36
|
type t3 is (t3_1, t3_2);
|
37
|
type t4 is (t4_1, t4_2);
|
38
|
|
39
|
constant v4 : t4 := t4_1;
|
40
|
|
41
|
constant val1 : t1 := t1_1;
|
42
|
constant val2 : t2 := t2_1;
|
43
|
variable var3 : t3 := t3_1;
|
44
|
constant val4 : t4 := t4_1;
|
45
|
|
46
|
-- code from book:
|
47
|
|
48
|
procedure p ( f1 : in t1; f2 : in t2; f3 : out t3; f4 : in t4 := v4 ) is
|
49
|
begin
|
50
|
-- . . .
|
51
|
end procedure p;
|
52
|
|
53
|
-- end of code from book
|
54
|
|
55
|
begin
|
56
|
|
57
|
-- code from book:
|
58
|
|
59
|
p ( val1, val2, var3, val4 );
|
60
|
p ( f1 => val1, f2 => val2, f4 => val4, f3 => var3 );
|
61
|
p ( val1, val2, f4 => open, f3 => var3 );
|
62
|
p ( val1, val2, var3 );
|
63
|
|
64
|
-- end of code from book
|
65
|
|
66
|
wait;
|
67
|
end process process_2_a;
|
68
|
|
69
|
|
70
|
end architecture test;
|