Project

General

Profile

Download (42.2 KB) Statistics
| Branch: | Tag: | Revision:
1
{
2
  "DESIGN_FILE" : {
3
    "design_units" : [{
4
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "ieee"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "ieee"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "ieee"], ["SIMPLE_NAME", "std_logic_unsigned"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "plasmaPeriphRegisters"]]]]]], "library" : ["ENTITY_DECLARATION", {
5
        "name" : ["IDENTIFIER", "PlasmaAtlysDDR"], "generics" : [{
6
          "names" : [["IDENTIFIER", "uartLogFile"]], "typ" : {
7
            "name" : ["SIMPLE_NAME", "string"]}
8
          , "expr" : ["EXPRESSION", {
9
            "args" : [["EXPRESSION", {
10
              "args" : [["EXPRESSION", {
11
                "args" : [["EXPRESSION", {
12
                  "args" : [["CONSTANT_VALUE", {
13
                    "value" : ["CST_LITERAL", "\"UNUSED\""]}
14
                  ]]}
15
                ]]}
16
              ]]}
17
            ]]}
18
          ]}
19
        , {
20
          "names" : [["IDENTIFIER", "simulateRam"]], "typ" : {
21
            "name" : ["SIMPLE_NAME", "std_logic"]}
22
          , "expr" : ["EXPRESSION", {
23
            "args" : [["EXPRESSION", {
24
              "args" : [["EXPRESSION", {
25
                "args" : [["EXPRESSION", {
26
                  "args" : [["CONSTANT_VALUE", {
27
                    "value" : ["CST_LITERAL", "'0'"]}
28
                  ]]}
29
                ]]}
30
              ]]}
31
            ]]}
32
          ]}
33
        , {
34
          "names" : [["IDENTIFIER", "simulateProgram"]], "typ" : {
35
            "name" : ["SIMPLE_NAME", "std_logic"]}
36
          , "expr" : ["EXPRESSION", {
37
            "args" : [["EXPRESSION", {
38
              "args" : [["EXPRESSION", {
39
                "args" : [["EXPRESSION", {
40
                  "args" : [["CONSTANT_VALUE", {
41
                    "value" : ["CST_LITERAL", "'0'"]}
42
                  ]]}
43
                ]]}
44
              ]]}
45
            ]]}
46
          ]}
47
        ], "ports" : [{
48
          "names" : [["IDENTIFIER", "clk_100"]], "mode" : ["in"], "typ" : {
49
            "name" : ["SIMPLE_NAME", "std_logic"]}
50
          }
51
        , {
52
          "names" : [["IDENTIFIER", "reset_ex_n"]], "mode" : ["in"], "typ" : {
53
            "name" : ["SIMPLE_NAME", "std_logic"]}
54
          }
55
        , {
56
          "names" : [["IDENTIFIER", "UartRx"]], "mode" : ["in"], "typ" : {
57
            "name" : ["SIMPLE_NAME", "std_logic"]}
58
          , "expr" : ["EXPRESSION", {
59
            "args" : [["EXPRESSION", {
60
              "args" : [["EXPRESSION", {
61
                "args" : [["EXPRESSION", {
62
                  "args" : [["CONSTANT_VALUE", {
63
                    "value" : ["CST_LITERAL", "'1'"]}
64
                  ]]}
65
                ]]}
66
              ]]}
67
            ]]}
68
          ]}
69
        , {
70
          "names" : [["IDENTIFIER", "UartTx"]], "mode" : ["out"], "typ" : {
71
            "name" : ["SIMPLE_NAME", "std_logic"]}
72
          }
73
        , {
74
          "names" : [["IDENTIFIER", "leds"]], "mode" : ["out"], "typ" : {
75
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
76
              "ranges" : [["RANGE_WITH_DIRECTION", {
77
                "direction" : "downto", "from" : ["EXPRESSION", {
78
                  "args" : [["EXPRESSION", {
79
                    "args" : [["CONSTANT_VALUE", {
80
                      "value" : ["CST_LITERAL", "7"]}
81
                    ]]}
82
                  ]]}
83
                ], "_to" : ["EXPRESSION", {
84
                  "args" : [["EXPRESSION", {
85
                    "args" : [["CONSTANT_VALUE", {
86
                      "value" : ["CST_LITERAL", "0"]}
87
                    ]]}
88
                  ]]}
89
                ]}
90
              ]]}
91
            ]}
92
          }
93
        , {
94
          "names" : [["IDENTIFIER", "switches"]], "mode" : ["in"], "typ" : {
95
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
96
              "ranges" : [["RANGE_WITH_DIRECTION", {
97
                "direction" : "downto", "from" : ["EXPRESSION", {
98
                  "args" : [["EXPRESSION", {
99
                    "args" : [["CONSTANT_VALUE", {
100
                      "value" : ["CST_LITERAL", "7"]}
101
                    ]]}
102
                  ]]}
103
                ], "_to" : ["EXPRESSION", {
104
                  "args" : [["EXPRESSION", {
105
                    "args" : [["CONSTANT_VALUE", {
106
                      "value" : ["CST_LITERAL", "0"]}
107
                    ]]}
108
                  ]]}
109
                ]}
110
              ]]}
111
            ]}
112
          }
113
        , {
114
          "names" : [["IDENTIFIER", "buttons"]], "mode" : ["in"], "typ" : {
115
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
116
              "ranges" : [["RANGE_WITH_DIRECTION", {
117
                "direction" : "downto", "from" : ["EXPRESSION", {
118
                  "args" : [["EXPRESSION", {
119
                    "args" : [["CONSTANT_VALUE", {
120
                      "value" : ["CST_LITERAL", "4"]}
121
                    ]]}
122
                  ]]}
123
                ], "_to" : ["EXPRESSION", {
124
                  "args" : [["EXPRESSION", {
125
                    "args" : [["CONSTANT_VALUE", {
126
                      "value" : ["CST_LITERAL", "0"]}
127
                    ]]}
128
                  ]]}
129
                ]}
130
              ]]}
131
            ]}
132
          }
133
        , {
134
          "names" : [["IDENTIFIER", "pmod"]], "mode" : ["inout"], "typ" : {
135
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
136
              "ranges" : [["RANGE_WITH_DIRECTION", {
137
                "direction" : "downto", "from" : ["EXPRESSION", {
138
                  "args" : [["EXPRESSION", {
139
                    "args" : [["CONSTANT_VALUE", {
140
                      "value" : ["CST_LITERAL", "7"]}
141
                    ]]}
142
                  ]]}
143
                ], "_to" : ["EXPRESSION", {
144
                  "args" : [["EXPRESSION", {
145
                    "args" : [["CONSTANT_VALUE", {
146
                      "value" : ["CST_LITERAL", "0"]}
147
                    ]]}
148
                  ]]}
149
                ]}
150
              ]]}
151
            ]}
152
          }
153
        , {
154
          "names" : [["IDENTIFIER", "Uart_bypassRx"]], "mode" : ["in"], "typ" : {
155
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
156
              "ranges" : [["RANGE_WITH_DIRECTION", {
157
                "direction" : "downto", "from" : ["EXPRESSION", {
158
                  "args" : [["EXPRESSION", {
159
                    "args" : [["CONSTANT_VALUE", {
160
                      "value" : ["CST_LITERAL", "7"]}
161
                    ]]}
162
                  ]]}
163
                ], "_to" : ["EXPRESSION", {
164
                  "args" : [["EXPRESSION", {
165
                    "args" : [["CONSTANT_VALUE", {
166
                      "value" : ["CST_LITERAL", "0"]}
167
                    ]]}
168
                  ]]}
169
                ]}
170
              ]]}
171
            ]}
172
          }
173
        , {
174
          "names" : [["IDENTIFIER", "Uart_bypassRxWeToggle"]], "mode" : ["in"], "typ" : {
175
            "name" : ["SIMPLE_NAME", "std_logic"]}
176
          }
177
        , {
178
          "names" : [["IDENTIFIER", "Uart_bypassTx"]], "mode" : ["out"], "typ" : {
179
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
180
              "ranges" : [["RANGE_WITH_DIRECTION", {
181
                "direction" : "downto", "from" : ["EXPRESSION", {
182
                  "args" : [["EXPRESSION", {
183
                    "args" : [["CONSTANT_VALUE", {
184
                      "value" : ["CST_LITERAL", "7"]}
185
                    ]]}
186
                  ]]}
187
                ], "_to" : ["EXPRESSION", {
188
                  "args" : [["EXPRESSION", {
189
                    "args" : [["CONSTANT_VALUE", {
190
                      "value" : ["CST_LITERAL", "0"]}
191
                    ]]}
192
                  ]]}
193
                ]}
194
              ]]}
195
            ]}
196
          }
197
        , {
198
          "names" : [["IDENTIFIER", "Uart_bypassTxDvToggle"]], "mode" : ["out"], "typ" : {
199
            "name" : ["SIMPLE_NAME", "std_logic"]}
200
          }
201
        , {
202
          "names" : [["IDENTIFIER", "FifoDin"]], "mode" : ["in"], "typ" : {
203
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
204
              "ranges" : [["RANGE_WITH_DIRECTION", {
205
                "direction" : "downto", "from" : ["EXPRESSION", {
206
                  "args" : [["EXPRESSION", {
207
                    "args" : [["CONSTANT_VALUE", {
208
                      "value" : ["CST_LITERAL", "31"]}
209
                    ]]}
210
                  ]]}
211
                ], "_to" : ["EXPRESSION", {
212
                  "args" : [["EXPRESSION", {
213
                    "args" : [["CONSTANT_VALUE", {
214
                      "value" : ["CST_LITERAL", "0"]}
215
                    ]]}
216
                  ]]}
217
                ]}
218
              ]]}
219
            ]}
220
          , "expr" : ["EXPRESSION", {
221
            "args" : [["EXPRESSION", {
222
              "args" : [["EXPRESSION", {
223
                "args" : [["EXPRESSION", {
224
                  "args" : [["AGGREGATE", {
225
                    "elems" : [{
226
                      "choices" : [["OTHERS"]], "expr" : ["EXPRESSION", {
227
                        "args" : [["EXPRESSION", {
228
                          "args" : [["EXPRESSION", {
229
                            "args" : [["EXPRESSION", {
230
                              "args" : [["CONSTANT_VALUE", {
231
                                "value" : ["CST_LITERAL", "'0'"]}
232
                              ]]}
233
                            ]]}
234
                          ]]}
235
                        ]]}
236
                      ]}
237
                    ]}
238
                  ]]}
239
                ]]}
240
              ]]}
241
            ]]}
242
          ]}
243
        , {
244
          "names" : [["IDENTIFIER", "FifoDout"]], "mode" : ["out"], "typ" : {
245
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
246
              "ranges" : [["RANGE_WITH_DIRECTION", {
247
                "direction" : "downto", "from" : ["EXPRESSION", {
248
                  "args" : [["EXPRESSION", {
249
                    "args" : [["CONSTANT_VALUE", {
250
                      "value" : ["CST_LITERAL", "31"]}
251
                    ]]}
252
                  ]]}
253
                ], "_to" : ["EXPRESSION", {
254
                  "args" : [["EXPRESSION", {
255
                    "args" : [["CONSTANT_VALUE", {
256
                      "value" : ["CST_LITERAL", "0"]}
257
                    ]]}
258
                  ]]}
259
                ]}
260
              ]]}
261
            ]}
262
          }
263
        , {
264
          "names" : [["IDENTIFIER", "FifoWe"]], "mode" : ["in"], "typ" : {
265
            "name" : ["SIMPLE_NAME", "std_logic"]}
266
          , "expr" : ["EXPRESSION", {
267
            "args" : [["EXPRESSION", {
268
              "args" : [["EXPRESSION", {
269
                "args" : [["EXPRESSION", {
270
                  "args" : [["CONSTANT_VALUE", {
271
                    "value" : ["CST_LITERAL", "'0'"]}
272
                  ]]}
273
                ]]}
274
              ]]}
275
            ]]}
276
          ]}
277
        , {
278
          "names" : [["IDENTIFIER", "FifoRe"]], "mode" : ["in"], "typ" : {
279
            "name" : ["SIMPLE_NAME", "std_logic"]}
280
          , "expr" : ["EXPRESSION", {
281
            "args" : [["EXPRESSION", {
282
              "args" : [["EXPRESSION", {
283
                "args" : [["EXPRESSION", {
284
                  "args" : [["CONSTANT_VALUE", {
285
                    "value" : ["CST_LITERAL", "'0'"]}
286
                  ]]}
287
                ]]}
288
              ]]}
289
            ]]}
290
          ]}
291
        , {
292
          "names" : [["IDENTIFIER", "FifoFull"]], "mode" : ["out"], "typ" : {
293
            "name" : ["SIMPLE_NAME", "std_logic"]}
294
          }
295
        , {
296
          "names" : [["IDENTIFIER", "FifoEmpty"]], "mode" : ["out"], "typ" : {
297
            "name" : ["SIMPLE_NAME", "std_logic"]}
298
          }
299
        , {
300
          "names" : [["IDENTIFIER", "FifoClear"]], "mode" : ["in"], "typ" : {
301
            "name" : ["SIMPLE_NAME", "std_logic"]}
302
          , "expr" : ["EXPRESSION", {
303
            "args" : [["EXPRESSION", {
304
              "args" : [["EXPRESSION", {
305
                "args" : [["EXPRESSION", {
306
                  "args" : [["CONSTANT_VALUE", {
307
                    "value" : ["CST_LITERAL", "'0'"]}
308
                  ]]}
309
                ]]}
310
              ]]}
311
            ]]}
312
          ]}
313
        , {
314
          "names" : [["IDENTIFIER", "ExBusDin"]], "mode" : ["in"], "typ" : {
315
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
316
              "ranges" : [["RANGE_WITH_DIRECTION", {
317
                "direction" : "downto", "from" : ["EXPRESSION", {
318
                  "args" : [["EXPRESSION", {
319
                    "args" : [["CONSTANT_VALUE", {
320
                      "value" : ["CST_LITERAL", "31"]}
321
                    ]]}
322
                  ]]}
323
                ], "_to" : ["EXPRESSION", {
324
                  "args" : [["EXPRESSION", {
325
                    "args" : [["CONSTANT_VALUE", {
326
                      "value" : ["CST_LITERAL", "0"]}
327
                    ]]}
328
                  ]]}
329
                ]}
330
              ]]}
331
            ]}
332
          , "expr" : ["EXPRESSION", {
333
            "args" : [["EXPRESSION", {
334
              "args" : [["EXPRESSION", {
335
                "args" : [["EXPRESSION", {
336
                  "args" : [["AGGREGATE", {
337
                    "elems" : [{
338
                      "choices" : [["OTHERS"]], "expr" : ["EXPRESSION", {
339
                        "args" : [["EXPRESSION", {
340
                          "args" : [["EXPRESSION", {
341
                            "args" : [["EXPRESSION", {
342
                              "args" : [["CONSTANT_VALUE", {
343
                                "value" : ["CST_LITERAL", "'0'"]}
344
                              ]]}
345
                            ]]}
346
                          ]]}
347
                        ]]}
348
                      ]}
349
                    ]}
350
                  ]]}
351
                ]]}
352
              ]]}
353
            ]]}
354
          ]}
355
        , {
356
          "names" : [["IDENTIFIER", "ExBusDout"]], "mode" : ["out"], "typ" : {
357
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
358
              "ranges" : [["RANGE_WITH_DIRECTION", {
359
                "direction" : "downto", "from" : ["EXPRESSION", {
360
                  "args" : [["EXPRESSION", {
361
                    "args" : [["CONSTANT_VALUE", {
362
                      "value" : ["CST_LITERAL", "31"]}
363
                    ]]}
364
                  ]]}
365
                ], "_to" : ["EXPRESSION", {
366
                  "args" : [["EXPRESSION", {
367
                    "args" : [["CONSTANT_VALUE", {
368
                      "value" : ["CST_LITERAL", "0"]}
369
                    ]]}
370
                  ]]}
371
                ]}
372
              ]]}
373
            ]}
374
          }
375
        , {
376
          "names" : [["IDENTIFIER", "ExBusAddr"]], "mode" : ["out"], "typ" : {
377
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
378
              "ranges" : [["RANGE_WITH_DIRECTION", {
379
                "direction" : "downto", "from" : ["EXPRESSION", {
380
                  "args" : [["EXPRESSION", {
381
                    "args" : [["CONSTANT_VALUE", {
382
                      "value" : ["CST_LITERAL", "31"]}
383
                    ]]}
384
                  ]]}
385
                ], "_to" : ["EXPRESSION", {
386
                  "args" : [["EXPRESSION", {
387
                    "args" : [["CONSTANT_VALUE", {
388
                      "value" : ["CST_LITERAL", "0"]}
389
                    ]]}
390
                  ]]}
391
                ]}
392
              ]]}
393
            ]}
394
          }
395
        , {
396
          "names" : [["IDENTIFIER", "ExBusRe"]], "mode" : ["out"], "typ" : {
397
            "name" : ["SIMPLE_NAME", "std_logic"]}
398
          }
399
        , {
400
          "names" : [["IDENTIFIER", "ExBusWe"]], "mode" : ["out"], "typ" : {
401
            "name" : ["SIMPLE_NAME", "std_logic"]}
402
          }
403
        , {
404
          "names" : [["IDENTIFIER", "FlashCLK"]], "mode" : ["out"], "typ" : {
405
            "name" : ["SIMPLE_NAME", "std_logic"]}
406
          }
407
        , {
408
          "names" : [["IDENTIFIER", "FlashCS"]], "mode" : ["out"], "typ" : {
409
            "name" : ["SIMPLE_NAME", "std_logic"]}
410
          }
411
        , {
412
          "names" : [["IDENTIFIER", "FlashTris"]], "mode" : ["out"], "typ" : {
413
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
414
              "ranges" : [["RANGE_WITH_DIRECTION", {
415
                "direction" : "downto", "from" : ["EXPRESSION", {
416
                  "args" : [["EXPRESSION", {
417
                    "args" : [["CONSTANT_VALUE", {
418
                      "value" : ["CST_LITERAL", "3"]}
419
                    ]]}
420
                  ]]}
421
                ], "_to" : ["EXPRESSION", {
422
                  "args" : [["EXPRESSION", {
423
                    "args" : [["CONSTANT_VALUE", {
424
                      "value" : ["CST_LITERAL", "0"]}
425
                    ]]}
426
                  ]]}
427
                ]}
428
              ]]}
429
            ]}
430
          }
431
        , {
432
          "names" : [["IDENTIFIER", "FlashMemDq"]], "mode" : ["inout"], "typ" : {
433
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
434
              "ranges" : [["RANGE_WITH_DIRECTION", {
435
                "direction" : "downto", "from" : ["EXPRESSION", {
436
                  "args" : [["EXPRESSION", {
437
                    "args" : [["CONSTANT_VALUE", {
438
                      "value" : ["CST_LITERAL", "3"]}
439
                    ]]}
440
                  ]]}
441
                ], "_to" : ["EXPRESSION", {
442
                  "args" : [["EXPRESSION", {
443
                    "args" : [["CONSTANT_VALUE", {
444
                      "value" : ["CST_LITERAL", "0"]}
445
                    ]]}
446
                  ]]}
447
                ]}
448
              ]]}
449
            ]}
450
          }
451
        , {
452
          "names" : [["IDENTIFIER", "ethernetMDIO"]], "mode" : ["inout"], "typ" : {
453
            "name" : ["SIMPLE_NAME", "std_logic"]}
454
          , "expr" : ["EXPRESSION", {
455
            "args" : [["EXPRESSION", {
456
              "args" : [["EXPRESSION", {
457
                "args" : [["EXPRESSION", {
458
                  "args" : [["CONSTANT_VALUE", {
459
                    "value" : ["CST_LITERAL", "'0'"]}
460
                  ]]}
461
                ]]}
462
              ]]}
463
            ]]}
464
          ]}
465
        , {
466
          "names" : [["IDENTIFIER", "ethernetMDC"]], "mode" : ["out"], "typ" : {
467
            "name" : ["SIMPLE_NAME", "std_logic"]}
468
          , "expr" : ["EXPRESSION", {
469
            "args" : [["EXPRESSION", {
470
              "args" : [["EXPRESSION", {
471
                "args" : [["EXPRESSION", {
472
                  "args" : [["CONSTANT_VALUE", {
473
                    "value" : ["CST_LITERAL", "'0'"]}
474
                  ]]}
475
                ]]}
476
              ]]}
477
            ]]}
478
          ]}
479
        , {
480
          "names" : [["IDENTIFIER", "ethernetINT_n"]], "mode" : ["out"], "typ" : {
481
            "name" : ["SIMPLE_NAME", "std_logic"]}
482
          , "expr" : ["EXPRESSION", {
483
            "args" : [["EXPRESSION", {
484
              "args" : [["EXPRESSION", {
485
                "args" : [["EXPRESSION", {
486
                  "args" : [["CONSTANT_VALUE", {
487
                    "value" : ["CST_LITERAL", "'0'"]}
488
                  ]]}
489
                ]]}
490
              ]]}
491
            ]]}
492
          ]}
493
        , {
494
          "names" : [["IDENTIFIER", "ethernetRESET_n"]], "mode" : ["out"], "typ" : {
495
            "name" : ["SIMPLE_NAME", "std_logic"]}
496
          , "expr" : ["EXPRESSION", {
497
            "args" : [["EXPRESSION", {
498
              "args" : [["EXPRESSION", {
499
                "args" : [["EXPRESSION", {
500
                  "args" : [["CONSTANT_VALUE", {
501
                    "value" : ["CST_LITERAL", "'1'"]}
502
                  ]]}
503
                ]]}
504
              ]]}
505
            ]]}
506
          ]}
507
        , {
508
          "names" : [["IDENTIFIER", "ethernetCOL"]], "mode" : ["in"], "typ" : {
509
            "name" : ["SIMPLE_NAME", "std_logic"]}
510
          , "expr" : ["EXPRESSION", {
511
            "args" : [["EXPRESSION", {
512
              "args" : [["EXPRESSION", {
513
                "args" : [["EXPRESSION", {
514
                  "args" : [["CONSTANT_VALUE", {
515
                    "value" : ["CST_LITERAL", "'0'"]}
516
                  ]]}
517
                ]]}
518
              ]]}
519
            ]]}
520
          ]}
521
        , {
522
          "names" : [["IDENTIFIER", "ethernetCRS"]], "mode" : ["in"], "typ" : {
523
            "name" : ["SIMPLE_NAME", "std_logic"]}
524
          , "expr" : ["EXPRESSION", {
525
            "args" : [["EXPRESSION", {
526
              "args" : [["EXPRESSION", {
527
                "args" : [["EXPRESSION", {
528
                  "args" : [["CONSTANT_VALUE", {
529
                    "value" : ["CST_LITERAL", "'0'"]}
530
                  ]]}
531
                ]]}
532
              ]]}
533
            ]]}
534
          ]}
535
        , {
536
          "names" : [["IDENTIFIER", "ethernetRXDV"]], "mode" : ["in"], "typ" : {
537
            "name" : ["SIMPLE_NAME", "std_logic"]}
538
          , "expr" : ["EXPRESSION", {
539
            "args" : [["EXPRESSION", {
540
              "args" : [["EXPRESSION", {
541
                "args" : [["EXPRESSION", {
542
                  "args" : [["CONSTANT_VALUE", {
543
                    "value" : ["CST_LITERAL", "'0'"]}
544
                  ]]}
545
                ]]}
546
              ]]}
547
            ]]}
548
          ]}
549
        , {
550
          "names" : [["IDENTIFIER", "ethernetRXCLK"]], "mode" : ["in"], "typ" : {
551
            "name" : ["SIMPLE_NAME", "std_logic"]}
552
          , "expr" : ["EXPRESSION", {
553
            "args" : [["EXPRESSION", {
554
              "args" : [["EXPRESSION", {
555
                "args" : [["EXPRESSION", {
556
                  "args" : [["CONSTANT_VALUE", {
557
                    "value" : ["CST_LITERAL", "'0'"]}
558
                  ]]}
559
                ]]}
560
              ]]}
561
            ]]}
562
          ]}
563
        , {
564
          "names" : [["IDENTIFIER", "ethernetRXER"]], "mode" : ["in"], "typ" : {
565
            "name" : ["SIMPLE_NAME", "std_logic"]}
566
          , "expr" : ["EXPRESSION", {
567
            "args" : [["EXPRESSION", {
568
              "args" : [["EXPRESSION", {
569
                "args" : [["EXPRESSION", {
570
                  "args" : [["CONSTANT_VALUE", {
571
                    "value" : ["CST_LITERAL", "'0'"]}
572
                  ]]}
573
                ]]}
574
              ]]}
575
            ]]}
576
          ]}
577
        , {
578
          "names" : [["IDENTIFIER", "ethernetRXD"]], "mode" : ["in"], "typ" : {
579
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
580
              "ranges" : [["RANGE_WITH_DIRECTION", {
581
                "direction" : "downto", "from" : ["EXPRESSION", {
582
                  "args" : [["EXPRESSION", {
583
                    "args" : [["CONSTANT_VALUE", {
584
                      "value" : ["CST_LITERAL", "7"]}
585
                    ]]}
586
                  ]]}
587
                ], "_to" : ["EXPRESSION", {
588
                  "args" : [["EXPRESSION", {
589
                    "args" : [["CONSTANT_VALUE", {
590
                      "value" : ["CST_LITERAL", "0"]}
591
                    ]]}
592
                  ]]}
593
                ]}
594
              ]]}
595
            ]}
596
          , "expr" : ["EXPRESSION", {
597
            "args" : [["EXPRESSION", {
598
              "args" : [["EXPRESSION", {
599
                "args" : [["EXPRESSION", {
600
                  "args" : [["AGGREGATE", {
601
                    "elems" : [{
602
                      "choices" : [["OTHERS"]], "expr" : ["EXPRESSION", {
603
                        "args" : [["EXPRESSION", {
604
                          "args" : [["EXPRESSION", {
605
                            "args" : [["EXPRESSION", {
606
                              "args" : [["CONSTANT_VALUE", {
607
                                "value" : ["CST_LITERAL", "'0'"]}
608
                              ]]}
609
                            ]]}
610
                          ]]}
611
                        ]]}
612
                      ]}
613
                    ]}
614
                  ]]}
615
                ]]}
616
              ]]}
617
            ]]}
618
          ]}
619
        , {
620
          "names" : [["IDENTIFIER", "ethernetGTXCLK"]], "mode" : ["out"], "typ" : {
621
            "name" : ["SIMPLE_NAME", "std_logic"]}
622
          , "expr" : ["EXPRESSION", {
623
            "args" : [["EXPRESSION", {
624
              "args" : [["EXPRESSION", {
625
                "args" : [["EXPRESSION", {
626
                  "args" : [["CONSTANT_VALUE", {
627
                    "value" : ["CST_LITERAL", "'0'"]}
628
                  ]]}
629
                ]]}
630
              ]]}
631
            ]]}
632
          ]}
633
        , {
634
          "names" : [["IDENTIFIER", "ethernetTXCLK"]], "mode" : ["in"], "typ" : {
635
            "name" : ["SIMPLE_NAME", "std_logic"]}
636
          , "expr" : ["EXPRESSION", {
637
            "args" : [["EXPRESSION", {
638
              "args" : [["EXPRESSION", {
639
                "args" : [["EXPRESSION", {
640
                  "args" : [["CONSTANT_VALUE", {
641
                    "value" : ["CST_LITERAL", "'0'"]}
642
                  ]]}
643
                ]]}
644
              ]]}
645
            ]]}
646
          ]}
647
        , {
648
          "names" : [["IDENTIFIER", "ethernetTXER"]], "mode" : ["out"], "typ" : {
649
            "name" : ["SIMPLE_NAME", "std_logic"]}
650
          , "expr" : ["EXPRESSION", {
651
            "args" : [["EXPRESSION", {
652
              "args" : [["EXPRESSION", {
653
                "args" : [["EXPRESSION", {
654
                  "args" : [["CONSTANT_VALUE", {
655
                    "value" : ["CST_LITERAL", "'0'"]}
656
                  ]]}
657
                ]]}
658
              ]]}
659
            ]]}
660
          ]}
661
        , {
662
          "names" : [["IDENTIFIER", "ethernetTXEN"]], "mode" : ["out"], "typ" : {
663
            "name" : ["SIMPLE_NAME", "std_logic"]}
664
          , "expr" : ["EXPRESSION", {
665
            "args" : [["EXPRESSION", {
666
              "args" : [["EXPRESSION", {
667
                "args" : [["EXPRESSION", {
668
                  "args" : [["CONSTANT_VALUE", {
669
                    "value" : ["CST_LITERAL", "'0'"]}
670
                  ]]}
671
                ]]}
672
              ]]}
673
            ]]}
674
          ]}
675
        , {
676
          "names" : [["IDENTIFIER", "ethernetTXD"]], "mode" : ["out"], "typ" : {
677
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
678
              "ranges" : [["RANGE_WITH_DIRECTION", {
679
                "direction" : "downto", "from" : ["EXPRESSION", {
680
                  "args" : [["EXPRESSION", {
681
                    "args" : [["CONSTANT_VALUE", {
682
                      "value" : ["CST_LITERAL", "7"]}
683
                    ]]}
684
                  ]]}
685
                ], "_to" : ["EXPRESSION", {
686
                  "args" : [["EXPRESSION", {
687
                    "args" : [["CONSTANT_VALUE", {
688
                      "value" : ["CST_LITERAL", "0"]}
689
                    ]]}
690
                  ]]}
691
                ]}
692
              ]]}
693
            ]}
694
          , "expr" : ["EXPRESSION", {
695
            "args" : [["EXPRESSION", {
696
              "args" : [["EXPRESSION", {
697
                "args" : [["EXPRESSION", {
698
                  "args" : [["AGGREGATE", {
699
                    "elems" : [{
700
                      "choices" : [["OTHERS"]], "expr" : ["EXPRESSION", {
701
                        "args" : [["EXPRESSION", {
702
                          "args" : [["EXPRESSION", {
703
                            "args" : [["EXPRESSION", {
704
                              "args" : [["CONSTANT_VALUE", {
705
                                "value" : ["CST_LITERAL", "'0'"]}
706
                              ]]}
707
                            ]]}
708
                          ]]}
709
                        ]]}
710
                      ]}
711
                    ]}
712
                  ]]}
713
                ]]}
714
              ]]}
715
            ]]}
716
          ]}
717
        , {
718
          "names" : [["IDENTIFIER", "ddr_s_dq"]], "mode" : ["inout"], "typ" : {
719
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
720
              "ranges" : [["RANGE_WITH_DIRECTION", {
721
                "direction" : "downto", "from" : ["EXPRESSION", {
722
                  "args" : [["EXPRESSION", {
723
                    "args" : [["CONSTANT_VALUE", {
724
                      "value" : ["CST_LITERAL", "15"]}
725
                    ]]}
726
                  ]]}
727
                ], "_to" : ["EXPRESSION", {
728
                  "args" : [["EXPRESSION", {
729
                    "args" : [["CONSTANT_VALUE", {
730
                      "value" : ["CST_LITERAL", "0"]}
731
                    ]]}
732
                  ]]}
733
                ]}
734
              ]]}
735
            ]}
736
          , "expr" : ["EXPRESSION", {
737
            "args" : [["EXPRESSION", {
738
              "args" : [["EXPRESSION", {
739
                "args" : [["EXPRESSION", {
740
                  "args" : [["AGGREGATE", {
741
                    "elems" : [{
742
                      "choices" : [["OTHERS"]], "expr" : ["EXPRESSION", {
743
                        "args" : [["EXPRESSION", {
744
                          "args" : [["EXPRESSION", {
745
                            "args" : [["EXPRESSION", {
746
                              "args" : [["CONSTANT_VALUE", {
747
                                "value" : ["CST_LITERAL", "'Z'"]}
748
                              ]]}
749
                            ]]}
750
                          ]]}
751
                        ]]}
752
                      ]}
753
                    ]}
754
                  ]]}
755
                ]]}
756
              ]]}
757
            ]]}
758
          ]}
759
        , {
760
          "names" : [["IDENTIFIER", "ddr_s_a"]], "mode" : ["out"], "typ" : {
761
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
762
              "ranges" : [["RANGE_WITH_DIRECTION", {
763
                "direction" : "downto", "from" : ["EXPRESSION", {
764
                  "args" : [["EXPRESSION", {
765
                    "args" : [["CONSTANT_VALUE", {
766
                      "value" : ["CST_LITERAL", "12"]}
767
                    ]]}
768
                  ]]}
769
                ], "_to" : ["EXPRESSION", {
770
                  "args" : [["EXPRESSION", {
771
                    "args" : [["CONSTANT_VALUE", {
772
                      "value" : ["CST_LITERAL", "0"]}
773
                    ]]}
774
                  ]]}
775
                ]}
776
              ]]}
777
            ]}
778
          }
779
        , {
780
          "names" : [["IDENTIFIER", "ddr_s_ba"]], "mode" : ["out"], "typ" : {
781
            "name" : ["SIMPLE_NAME", "std_logic_vector"], "const" : ["INDEX_CONSTRAINT", {
782
              "ranges" : [["RANGE_WITH_DIRECTION", {
783
                "direction" : "downto", "from" : ["EXPRESSION", {
784
                  "args" : [["EXPRESSION", {
785
                    "args" : [["CONSTANT_VALUE", {
786
                      "value" : ["CST_LITERAL", "2"]}
787
                    ]]}
788
                  ]]}
789
                ], "_to" : ["EXPRESSION", {
790
                  "args" : [["EXPRESSION", {
791
                    "args" : [["CONSTANT_VALUE", {
792
                      "value" : ["CST_LITERAL", "0"]}
793
                    ]]}
794
                  ]]}
795
                ]}
796
              ]]}
797
            ]}
798
          }
799
        , {
800
          "names" : [["IDENTIFIER", "ddr_s_ras_n"]], "mode" : ["out"], "typ" : {
801
            "name" : ["SIMPLE_NAME", "std_logic"]}
802
          }
803
        , {
804
          "names" : [["IDENTIFIER", "ddr_s_cas_n"]], "mode" : ["out"], "typ" : {
805
            "name" : ["SIMPLE_NAME", "std_logic"]}
806
          }
807
        , {
808
          "names" : [["IDENTIFIER", "ddr_s_we_n"]], "mode" : ["out"], "typ" : {
809
            "name" : ["SIMPLE_NAME", "std_logic"]}
810
          }
811
        , {
812
          "names" : [["IDENTIFIER", "ddr_s_odt"]], "mode" : ["out"], "typ" : {
813
            "name" : ["SIMPLE_NAME", "std_logic"]}
814
          }
815
        , {
816
          "names" : [["IDENTIFIER", "ddr_s_cke"]], "mode" : ["out"], "typ" : {
817
            "name" : ["SIMPLE_NAME", "std_logic"]}
818
          }
819
        , {
820
          "names" : [["IDENTIFIER", "ddr_s_dm"]], "mode" : ["out"], "typ" : {
821
            "name" : ["SIMPLE_NAME", "std_logic"]}
822
          }
823
        , {
824
          "names" : [["IDENTIFIER", "ddr_d_udqs"]], "mode" : ["inout"], "typ" : {
825
            "name" : ["SIMPLE_NAME", "std_logic"]}
826
          , "expr" : ["EXPRESSION", {
827
            "args" : [["EXPRESSION", {
828
              "args" : [["EXPRESSION", {
829
                "args" : [["EXPRESSION", {
830
                  "args" : [["CONSTANT_VALUE", {
831
                    "value" : ["CST_LITERAL", "'Z'"]}
832
                  ]]}
833
                ]]}
834
              ]]}
835
            ]]}
836
          ]}
837
        , {
838
          "names" : [["IDENTIFIER", "ddr_d_udqs_n"]], "mode" : ["inout"], "typ" : {
839
            "name" : ["SIMPLE_NAME", "std_logic"]}
840
          , "expr" : ["EXPRESSION", {
841
            "args" : [["EXPRESSION", {
842
              "args" : [["EXPRESSION", {
843
                "args" : [["EXPRESSION", {
844
                  "args" : [["CONSTANT_VALUE", {
845
                    "value" : ["CST_LITERAL", "'Z'"]}
846
                  ]]}
847
                ]]}
848
              ]]}
849
            ]]}
850
          ]}
851
        , {
852
          "names" : [["IDENTIFIER", "ddr_s_rzq"]], "mode" : ["inout"], "typ" : {
853
            "name" : ["SIMPLE_NAME", "std_logic"]}
854
          , "expr" : ["EXPRESSION", {
855
            "args" : [["EXPRESSION", {
856
              "args" : [["EXPRESSION", {
857
                "args" : [["EXPRESSION", {
858
                  "args" : [["CONSTANT_VALUE", {
859
                    "value" : ["CST_LITERAL", "'Z'"]}
860
                  ]]}
861
                ]]}
862
              ]]}
863
            ]]}
864
          ]}
865
        , {
866
          "names" : [["IDENTIFIER", "ddr_s_zio"]], "mode" : ["inout"], "typ" : {
867
            "name" : ["SIMPLE_NAME", "std_logic"]}
868
          , "expr" : ["EXPRESSION", {
869
            "args" : [["EXPRESSION", {
870
              "args" : [["EXPRESSION", {
871
                "args" : [["EXPRESSION", {
872
                  "args" : [["CONSTANT_VALUE", {
873
                    "value" : ["CST_LITERAL", "'Z'"]}
874
                  ]]}
875
                ]]}
876
              ]]}
877
            ]]}
878
          ]}
879
        , {
880
          "names" : [["IDENTIFIER", "ddr_s_udm"]], "mode" : ["out"], "typ" : {
881
            "name" : ["SIMPLE_NAME", "std_logic"]}
882
          }
883
        , {
884
          "names" : [["IDENTIFIER", "ddr_d_dqs"]], "mode" : ["inout"], "typ" : {
885
            "name" : ["SIMPLE_NAME", "std_logic"]}
886
          , "expr" : ["EXPRESSION", {
887
            "args" : [["EXPRESSION", {
888
              "args" : [["EXPRESSION", {
889
                "args" : [["EXPRESSION", {
890
                  "args" : [["CONSTANT_VALUE", {
891
                    "value" : ["CST_LITERAL", "'Z'"]}
892
                  ]]}
893
                ]]}
894
              ]]}
895
            ]]}
896
          ]}
897
        , {
898
          "names" : [["IDENTIFIER", "ddr_d_dqs_n"]], "mode" : ["inout"], "typ" : {
899
            "name" : ["SIMPLE_NAME", "std_logic"]}
900
          , "expr" : ["EXPRESSION", {
901
            "args" : [["EXPRESSION", {
902
              "args" : [["EXPRESSION", {
903
                "args" : [["EXPRESSION", {
904
                  "args" : [["CONSTANT_VALUE", {
905
                    "value" : ["CST_LITERAL", "'Z'"]}
906
                  ]]}
907
                ]]}
908
              ]]}
909
            ]]}
910
          ]}
911
        , {
912
          "names" : [["IDENTIFIER", "ddr_d_ck"]], "mode" : ["out"], "typ" : {
913
            "name" : ["SIMPLE_NAME", "std_logic"]}
914
          }
915
        , {
916
          "names" : [["IDENTIFIER", "ddr_d_ck_n"]], "mode" : ["out"], "typ" : {
917
            "name" : ["SIMPLE_NAME", "std_logic"]}
918
          }
919
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
920
      ]}
921
    , {
922
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
923
        "name" : ["IDENTIFIER", "logic"], "entity" : ["IDENTIFIER", "PlasmaAtlysDDR"], "ARCHITECTURE_DECLARATIVE_PART" : [], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
924
          "name" : ["IDENTIFIER", "MCU"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "PlasmaTop"]]], "inst_unit_type" : "entity", "generic_map" : [{
925
            "formal_name" : ["SIMPLE_NAME", "uartLogFile"], "actual_designator" : ["SIMPLE_NAME", "uartLogFile"]}
926
          , {
927
            "formal_name" : ["SIMPLE_NAME", "simulateRam"], "actual_designator" : ["SIMPLE_NAME", "simulateRam"]}
928
          , {
929
            "formal_name" : ["SIMPLE_NAME", "simulateProgram"], "actual_designator" : ["SIMPLE_NAME", "simulateProgram"]}
930
          , {
931
            "formal_name" : ["SIMPLE_NAME", "includeEthernet"], "actual_expr" : ["EXPRESSION", {
932
              "args" : [["EXPRESSION", {
933
                "args" : [["EXPRESSION", {
934
                  "args" : [["EXPRESSION", {
935
                    "args" : [["CONSTANT_VALUE", {
936
                      "value" : ["CST_LITERAL", "'1'"]}
937
                    ]]}
938
                  ]]}
939
                ]]}
940
              ]]}
941
            ]}
942
          , {
943
            "formal_name" : ["SIMPLE_NAME", "AtlysDDR"], "actual_expr" : ["EXPRESSION", {
944
              "args" : [["EXPRESSION", {
945
                "args" : [["EXPRESSION", {
946
                  "args" : [["EXPRESSION", {
947
                    "args" : [["CONSTANT_VALUE", {
948
                      "value" : ["CST_LITERAL", "'1'"]}
949
                    ]]}
950
                  ]]}
951
                ]]}
952
              ]]}
953
            ]}
954
          ], "port_map" : [{
955
            "formal_name" : ["SIMPLE_NAME", "clk_100"], "actual_designator" : ["SIMPLE_NAME", "clk_100"]}
956
          , {
957
            "formal_name" : ["SIMPLE_NAME", "reset_ex_n"], "actual_designator" : ["SIMPLE_NAME", "reset_ex_n"]}
958
          , {
959
            "formal_name" : ["SIMPLE_NAME", "UartRx"], "actual_designator" : ["SIMPLE_NAME", "UartRx"]}
960
          , {
961
            "formal_name" : ["SIMPLE_NAME", "UartTx"], "actual_designator" : ["SIMPLE_NAME", "UartTx"]}
962
          , {
963
            "formal_name" : ["SIMPLE_NAME", "Uart_bypassRx"], "actual_designator" : ["SIMPLE_NAME", "Uart_bypassRx"]}
964
          , {
965
            "formal_name" : ["SIMPLE_NAME", "Uart_bypassRxWeToggle"], "actual_designator" : ["SIMPLE_NAME", "Uart_bypassRxWeToggle"]}
966
          , {
967
            "formal_name" : ["SIMPLE_NAME", "Uart_bypassTx"], "actual_designator" : ["SIMPLE_NAME", "Uart_bypassTx"]}
968
          , {
969
            "formal_name" : ["SIMPLE_NAME", "Uart_bypassTxDvToggle"], "actual_designator" : ["SIMPLE_NAME", "Uart_bypassTxDvToggle"]}
970
          , {
971
            "formal_name" : ["SIMPLE_NAME", "leds"], "actual_designator" : ["SIMPLE_NAME", "leds"]}
972
          , {
973
            "formal_name" : ["SIMPLE_NAME", "switches"], "actual_designator" : ["SIMPLE_NAME", "switches"]}
974
          , {
975
            "formal_name" : ["SIMPLE_NAME", "buttons"], "actual_designator" : ["SIMPLE_NAME", "buttons"]}
976
          , {
977
            "formal_name" : ["SIMPLE_NAME", "pmod"], "actual_designator" : ["SIMPLE_NAME", "pmod"]}
978
          , {
979
            "formal_name" : ["SIMPLE_NAME", "FlashClk"], "actual_designator" : ["SIMPLE_NAME", "FlashClk"]}
980
          , {
981
            "formal_name" : ["SIMPLE_NAME", "FlashCS"], "actual_designator" : ["SIMPLE_NAME", "FlashCS"]}
982
          , {
983
            "formal_name" : ["SIMPLE_NAME", "FlashTris"], "actual_designator" : ["SIMPLE_NAME", "FlashTris"]}
984
          , {
985
            "formal_name" : ["SIMPLE_NAME", "FlashMemDq"], "actual_designator" : ["SIMPLE_NAME", "FlashMemDq"]}
986
          , {
987
            "formal_name" : ["SIMPLE_NAME", "ethernetMDIO"], "actual_designator" : ["SIMPLE_NAME", "ethernetMDIO"]}
988
          , {
989
            "formal_name" : ["SIMPLE_NAME", "ethernetMDC"], "actual_designator" : ["SIMPLE_NAME", "ethernetMDC"]}
990
          , {
991
            "formal_name" : ["SIMPLE_NAME", "ethernetINT_n"], "actual_designator" : ["SIMPLE_NAME", "ethernetINT_n"]}
992
          , {
993
            "formal_name" : ["SIMPLE_NAME", "ethernetRESET_n"], "actual_designator" : ["SIMPLE_NAME", "ethernetRESET_n"]}
994
          , {
995
            "formal_name" : ["SIMPLE_NAME", "ethernetCOL"], "actual_designator" : ["SIMPLE_NAME", "ethernetCOL"]}
996
          , {
997
            "formal_name" : ["SIMPLE_NAME", "ethernetCRS"], "actual_designator" : ["SIMPLE_NAME", "ethernetCRS"]}
998
          , {
999
            "formal_name" : ["SIMPLE_NAME", "ethernetRXDV"], "actual_designator" : ["SIMPLE_NAME", "ethernetRXDV"]}
1000
          , {
1001
            "formal_name" : ["SIMPLE_NAME", "ethernetRXCLK"], "actual_designator" : ["SIMPLE_NAME", "ethernetRXCLK"]}
1002
          , {
1003
            "formal_name" : ["SIMPLE_NAME", "ethernetRXER"], "actual_designator" : ["SIMPLE_NAME", "ethernetRXER"]}
1004
          , {
1005
            "formal_name" : ["SIMPLE_NAME", "ethernetRXD"], "actual_designator" : ["SIMPLE_NAME", "ethernetRXD"]}
1006
          , {
1007
            "formal_name" : ["SIMPLE_NAME", "ethernetGTXCLK"], "actual_designator" : ["SIMPLE_NAME", "ethernetGTXCLK"]}
1008
          , {
1009
            "formal_name" : ["SIMPLE_NAME", "ethernetTXCLK"], "actual_designator" : ["SIMPLE_NAME", "ethernetTXCLK"]}
1010
          , {
1011
            "formal_name" : ["SIMPLE_NAME", "ethernetTXER"], "actual_designator" : ["SIMPLE_NAME", "ethernetTXER"]}
1012
          , {
1013
            "formal_name" : ["SIMPLE_NAME", "ethernetTXEN"], "actual_designator" : ["SIMPLE_NAME", "ethernetTXEN"]}
1014
          , {
1015
            "formal_name" : ["SIMPLE_NAME", "ethernetTXD"], "actual_designator" : ["SIMPLE_NAME", "ethernetTXD"]}
1016
          , {
1017
            "formal_name" : ["SIMPLE_NAME", "ddr_s_dq"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_dq"]}
1018
          , {
1019
            "formal_name" : ["SIMPLE_NAME", "ddr_s_a"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_a"]}
1020
          , {
1021
            "formal_name" : ["SIMPLE_NAME", "ddr_s_ba"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_ba"]}
1022
          , {
1023
            "formal_name" : ["SIMPLE_NAME", "ddr_s_ras_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_ras_n"]}
1024
          , {
1025
            "formal_name" : ["SIMPLE_NAME", "ddr_s_cas_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_cas_n"]}
1026
          , {
1027
            "formal_name" : ["SIMPLE_NAME", "ddr_s_we_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_we_n"]}
1028
          , {
1029
            "formal_name" : ["SIMPLE_NAME", "ddr_s_odt"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_odt"]}
1030
          , {
1031
            "formal_name" : ["SIMPLE_NAME", "ddr_s_cke"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_cke"]}
1032
          , {
1033
            "formal_name" : ["SIMPLE_NAME", "ddr_s_dm"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_dm"]}
1034
          , {
1035
            "formal_name" : ["SIMPLE_NAME", "ddr_d_udqs"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_udqs"]}
1036
          , {
1037
            "formal_name" : ["SIMPLE_NAME", "ddr_d_udqs_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_udqs_n"]}
1038
          , {
1039
            "formal_name" : ["SIMPLE_NAME", "ddr_s_rzq"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_rzq"]}
1040
          , {
1041
            "formal_name" : ["SIMPLE_NAME", "ddr_s_zio"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_zio"]}
1042
          , {
1043
            "formal_name" : ["SIMPLE_NAME", "ddr_s_udm"], "actual_designator" : ["SIMPLE_NAME", "ddr_s_udm"]}
1044
          , {
1045
            "formal_name" : ["SIMPLE_NAME", "ddr_d_dqs"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_dqs"]}
1046
          , {
1047
            "formal_name" : ["SIMPLE_NAME", "ddr_d_dqs_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_dqs_n"]}
1048
          , {
1049
            "formal_name" : ["SIMPLE_NAME", "ddr_d_ck"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_ck"]}
1050
          , {
1051
            "formal_name" : ["SIMPLE_NAME", "ddr_d_ck_n"], "actual_designator" : ["SIMPLE_NAME", "ddr_d_ck_n"]}
1052
          ]}
1053
        ]]}
1054
      ]}
1055
    ]}
1056
  }
(1-1/6)