Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/valencia/alu.v1.json
1802 1802
                  ]]}
1803 1803
                ]}
1804 1804
              ], ["RETURN_STATEMENT", {
1805
                }
1805
                "expr" : ["EXPRESSION", {
1806
                  "args" : [["EXPRESSION", {
1807
                    "args" : [["EXPRESSION", {
1808
                      "args" : [["EXPRESSION", {
1809
                        "args" : [["EXPRESSION", {
1810
                          "args" : [["EXPRESSION", {
1811
                            "args" : [["EXPRESSION", {
1812
                              "args" : [["EXPRESSION", {
1813
                                "args" : [["CALL", ["SIMPLE_NAME", "overflow_v"]]]}
1814
                              ]]}
1815
                            ]]}
1816
                          ]]}
1817
                        ]]}
1818
                      ]]}
1819
                    ]]}
1820
                  ]]}
1821
                ]}
1806 1822
              ]]}
1807 1823
            ]}
1808 1824
          ], "active_sigs" : [["SIMPLE_NAME", "accu_shadow_q"], ["SIMPLE_NAME", "da_high_i"]], "PROCESS_STATEMENT_PART" : [["IF_STATEMENT", {

Also available in: Unified diff