Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-ams/ashenden/compliant/resolution/memory_system.json
183 183
            }
184 184
          ]}
185 185
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
186
          "name" : ["IDENTIFIER", "boot_ROM"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "ROM"]]], "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
186
          "name" : ["IDENTIFIER", "boot_ROM"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "ROM"]]], "inst_unit_type" : "entity", "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
187 187
            "formal_name" : ["SIMPLE_NAME", "a"], "actual_designator" : ["SLICE_NAME", {
188 188
              "id" : ["SIMPLE_NAME", "internal_addr"], "range" : ["RANGE_WITH_DIRECTION", {
189 189
                "direction" : "downto", "from" : ["EXPRESSION", {
......
223 223
            "formal_name" : ["SIMPLE_NAME", "rd"], "actual_designator" : ["SIMPLE_NAME", "ROM_select"]}
224 224
          ]}
225 225
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
226
          "name" : ["IDENTIFIER", "main_mem"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "SIMM"]]], "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
226
          "name" : ["IDENTIFIER", "main_mem"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "SIMM"]]], "inst_unit_type" : "entity", "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
227 227
            "formal_name" : ["SIMPLE_NAME", "a"], "actual_designator" : ["SIMPLE_NAME", "main_mem_addr"]}
228 228
          , {
229 229
            "formal_name" : ["SIMPLE_NAME", "d"], "actual_designator" : ["SIMPLE_NAME", "internal_data"]}

Also available in: Unified diff