Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-ams/ashenden/compliant/misc-topics/tb_limit_checker.json
19 19
            }
20 20
          ]}
21 21
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
22
          "name" : ["IDENTIFIER", "dut"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "limit_checker"]]], "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
22
          "name" : ["IDENTIFIER", "dut"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "limit_checker"]]], "inst_unit_type" : "entity", "archi_name" : ["IDENTIFIER", "behavioral"], "port_map" : [{
23 23
            "formal_name" : ["SIMPLE_NAME", "input"], "actual_designator" : ["SIMPLE_NAME", "input"]}
24 24
          , {
25 25
            "formal_name" : ["SIMPLE_NAME", "lower_bound"], "actual_expr" : ["EXPRESSION", {

Also available in: Unified diff