Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-ams/ashenden/compliant/misc-topics/tb_SR_flipflop.json
13 13
            }
14 14
          ]}
15 15
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
16
          "name" : ["IDENTIFIER", "dut"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "SR_flipflop"]]], "port_map" : [{
16
          "name" : ["IDENTIFIER", "dut"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "SR_flipflop"]]], "inst_unit_type" : "entity", "port_map" : [{
17 17
            "actual_designator" : ["SIMPLE_NAME", "s_n"]}
18 18
          , {
19 19
            "actual_designator" : ["SIMPLE_NAME", "r_n"]}

Also available in: Unified diff