Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_21_fg_21_04.json
127 127
            }
128 128
          ]}
129 129
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
130
          "name" : ["IDENTIFIER", "temp_register"], "inst_unit" : ["SIMPLE_NAME", "latch"], "generic_map" : [{
130
          "name" : ["IDENTIFIER", "temp_register"], "inst_unit" : ["SIMPLE_NAME", "latch"], "inst_unit_type" : "component", "generic_map" : [{
131 131
            "formal_name" : ["SIMPLE_NAME", "width"], "actual_expr" : ["EXPRESSION", {
132 132
              "args" : [["EXPRESSION", {
133 133
                "args" : [["EXPRESSION", {
......
169 169
            "formal_name" : ["SIMPLE_NAME", "other_port"], "actual_designator" : ["SIMPLE_NAME", "open"]}
170 170
          ]}
171 171
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
172
          "name" : ["IDENTIFIER", "constant_ROM"], "inst_unit" : ["SIMPLE_NAME", "ROM"], "port_map" : [{
172
          "name" : ["IDENTIFIER", "constant_ROM"], "inst_unit" : ["SIMPLE_NAME", "ROM"], "inst_unit_type" : "component", "port_map" : [{
173 173
            "formal_name" : ["INDEXED_NAME", {
174 174
              "id" : ["SIMPLE_NAME", "std_logic_word"], "exprs" : [["EXPRESSION", {
175 175
                "args" : [["EXPRESSION", {

Also available in: Unified diff