Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_05_fg_05_30.json
31 31
            }
32 32
          ]}
33 33
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
34
          "name" : ["IDENTIFIER", "clk_pad"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "wasp_lib"], ["IDENTIFIER", "in_pad"]]], "port_map" : [{
34
          "name" : ["IDENTIFIER", "clk_pad"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "wasp_lib"], ["IDENTIFIER", "in_pad"]]], "inst_unit_type" : "entity", "port_map" : [{
35 35
            "formal_name" : ["SIMPLE_NAME", "i"], "actual_designator" : ["SIMPLE_NAME", "clk"]}
36 36
          , {
37 37
            "formal_name" : ["SIMPLE_NAME", "z"], "actual_designator" : ["SIMPLE_NAME", "filter_clk"]}
38 38
          ]}
39 39
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
40
          "name" : ["IDENTIFIER", "accum"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "widget_cells"], ["IDENTIFIER", "reg32"]]], "port_map" : [{
40
          "name" : ["IDENTIFIER", "accum"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "widget_cells"], ["IDENTIFIER", "reg32"]]], "inst_unit_type" : "entity", "port_map" : [{
41 41
            "formal_name" : ["SIMPLE_NAME", "en"], "actual_designator" : ["SIMPLE_NAME", "accum_en"]}
42 42
          , {
43 43
            "formal_name" : ["SIMPLE_NAME", "clk"], "actual_designator" : ["SIMPLE_NAME", "filter_clk"]}
......
47 47
            "formal_name" : ["SIMPLE_NAME", "q"], "actual_designator" : ["SIMPLE_NAME", "result"]}
48 48
          ]}
49 49
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
50
          "name" : ["IDENTIFIER", "alu"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "adder"]]], "port_map" : [{
50
          "name" : ["IDENTIFIER", "alu"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "adder"]]], "inst_unit_type" : "entity", "port_map" : [{
51 51
            "formal_name" : ["SIMPLE_NAME", "a"], "actual_designator" : ["SIMPLE_NAME", "alu_op1"]}
52 52
          , {
53 53
            "formal_name" : ["SIMPLE_NAME", "b"], "actual_designator" : ["SIMPLE_NAME", "alu_op2"]}

Also available in: Unified diff