Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/vests/vhdl-93/ashenden/compliant/ch_05_ch_05_20.json
35 35
            }
36 36
          ]}
37 37
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
38
          "name" : ["IDENTIFIER", "DMA_buffer"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "FIFO"]]], "port_map" : [{
38
          "name" : ["IDENTIFIER", "DMA_buffer"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "FIFO"]]], "inst_unit_type" : "entity", "port_map" : [{
39 39
            "formal_name" : ["SELECTED_NAME", [["SIMPLE_NAME", "status"], ["IDENTIFIER", "nearly_full"]]], "actual_designator" : ["SIMPLE_NAME", "start_flush"]}
40 40
          , {
41 41
            "formal_name" : ["SELECTED_NAME", [["SIMPLE_NAME", "status"], ["IDENTIFIER", "nearly_empty"]]], "actual_designator" : ["SIMPLE_NAME", "end_flush"]}

Also available in: Unified diff