Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/ghdl/ghdl/testsuite/gna/issue424/testCaseGood.json
59 59
            ]}
60 60
          ]}
61 61
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
62
          "name" : ["IDENTIFIER", "xsubBlock"], "inst_unit" : ["SIMPLE_NAME", "subBlock"], "port_map" : [{
62
          "name" : ["IDENTIFIER", "xsubBlock"], "inst_unit" : ["SIMPLE_NAME", "subBlock"], "inst_unit_type" : "component", "port_map" : [{
63 63
            "formal_name" : ["SIMPLE_NAME", "outPort"], "actual_designator" : ["SIMPLE_NAME", "outPad"]}
64 64
          , {
65 65
            "formal_name" : ["SIMPLE_NAME", "inPort"], "actual_designator" : ["SIMPLE_NAME", "inPad"]}

Also available in: Unified diff