Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/STD_05600_good.json
73 73
            ]}
74 74
          ]}
75 75
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
76
          "name" : ["IDENTIFIER", "DFF"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
76
          "name" : ["IDENTIFIER", "DFF"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
77 77
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
78 78
          , {
79 79
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
......
83 83
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "Mux_Sel_r"]}
84 84
          ]}
85 85
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
86
          "name" : ["IDENTIFIER", "Mux1"], "inst_unit" : ["SIMPLE_NAME", "Mux"], "port_map" : [{
86
          "name" : ["IDENTIFIER", "Mux1"], "inst_unit" : ["SIMPLE_NAME", "Mux"], "inst_unit_type" : "component", "port_map" : [{
87 87
            "formal_name" : ["SIMPLE_NAME", "i_A"], "actual_designator" : ["SIMPLE_NAME", "i_A"]}
88 88
          , {
89 89
            "formal_name" : ["SIMPLE_NAME", "i_B"], "actual_designator" : ["SIMPLE_NAME", "i_B"]}

Also available in: Unified diff