Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/STD_03200_bad.json
29 29
            }
30 30
          ]}
31 31
        ], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
32
          "name" : ["IDENTIFIER", "FlipFlop"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
32
          "name" : ["IDENTIFIER", "FlipFlop"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
33 33
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "i_Clock"]}
34 34
          , {
35 35
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}

Also available in: Unified diff