Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/CNE_04900_bad.json
57 57
            ]}
58 58
          ]}
59 59
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
60
          "name" : ["IDENTIFIER", "DFF"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
60
          "name" : ["IDENTIFIER", "DFF"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
61 61
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "Gated_Clock"]}
62 62
          , {
63 63
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}

Also available in: Unified diff