Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/CNE_02300_bad.json
43 43
            ]}
44 44
          ]}
45 45
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
46
          "name" : ["IDENTIFIER", "DFF1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "port_map" : [{
46
          "name" : ["IDENTIFIER", "DFF1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
47 47
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "Clock_tmp"]}
48 48
          , {
49 49
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}

Also available in: Unified diff