Project

General

Profile

« Previous | Next » 

Revision ddabd63e

Added by Arnaud Dieumegard over 3 years ago

Updated tests for lustrei vhdl import

View differences:

vhdl_json/vhdl_files/2-exportOK/Plasma/vhdl/TopLevels/PlasmaAtlysDDR.json
921 921
    , {
922 922
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
923 923
        "name" : ["IDENTIFIER", "logic"], "entity" : ["IDENTIFIER", "PlasmaAtlysDDR"], "ARCHITECTURE_DECLARATIVE_PART" : [], "ARCHITECTURE_STATEMENT_PART" : [["COMPONENT_INSTANTIATION_STATEMENT", {
924
          "name" : ["IDENTIFIER", "MCU"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "PlasmaTop"]]], "generic_map" : [{
924
          "name" : ["IDENTIFIER", "MCU"], "inst_unit" : ["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["IDENTIFIER", "PlasmaTop"]]], "inst_unit_type" : "entity", "generic_map" : [{
925 925
            "formal_name" : ["SIMPLE_NAME", "uartLogFile"], "actual_designator" : ["SIMPLE_NAME", "uartLogFile"]}
926 926
          , {
927 927
            "formal_name" : ["SIMPLE_NAME", "simulateRam"], "actual_designator" : ["SIMPLE_NAME", "simulateRam"]}

Also available in: Unified diff