Project

General

Profile

Download (2.88 KB) Statistics
| Branch: | Tag: | Revision:

lustrec-tests/vhdl_json/vhdl_files/2-exportOK/cnes_guidelines/rule/data/CNE_02300_bad.json @ ddabd63e

1 2051e520 Arnaud Dieumegard 
{
2 
  "DESIGN_FILE" : {
3 
    "design_units" : [{
4 
      "contexts" : [["LIBRARY_CLAUSE", [["IDENTIFIER", "IEEE"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "std_logic_1164"]]]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "IEEE"], ["SIMPLE_NAME", "numeric_std"]]]]], ["LIBRARY_CLAUSE", [["IDENTIFIER", "work"]]], ["USE_CLAUSE", [["SELECTED_NAME", [["SIMPLE_NAME", "work"], ["SIMPLE_NAME", "pkg_HBK"]]]]]], "library" : ["ENTITY_DECLARATION", {
5 
        "name" : ["IDENTIFIER", "CNE_02300_bad"], "ports" : [{
6 
          "names" : [["IDENTIFIER", "i_Clk"]], "mode" : ["in"], "typ" : {
7 
            "name" : ["SIMPLE_NAME", "std_logic"]}
8 
          }
9 
        , {
10 
          "names" : [["IDENTIFIER", "i_Reset_n"]], "mode" : ["in"], "typ" : {
11 
            "name" : ["SIMPLE_NAME", "std_logic"]}
12 
          }
13 
        , {
14 
          "names" : [["IDENTIFIER", "i_D"]], "mode" : ["in"], "typ" : {
15 
            "name" : ["SIMPLE_NAME", "std_logic"]}
16 
          }
17 
        , {
18 
          "names" : [["IDENTIFIER", "o_Q"]], "mode" : ["out"], "typ" : {
19 
            "name" : ["SIMPLE_NAME", "std_logic"]}
20 
          }
21 
        ], "ENTITY_DECLARATIVE_PART" : [], "ENTITY_STATEMENT_PART" : []}
22 
      ]}
23 
    , {
24 
      "contexts" : [], "library" : ["ARCHITECTURE_BODY", {
25 
        "name" : ["IDENTIFIER", "Behavioral"], "entity" : ["IDENTIFIER", "CNE_02300_bad"], "ARCHITECTURE_DECLARATIVE_PART" : [{
26 
          "declaration" : ["SIGNAL_DECLARATION", {
27 
            "names" : [["IDENTIFIER", "Clock_tmp"]], "typ" : {
28 
              "name" : ["SIMPLE_NAME", "std_logic"]}
29 
            }
30 
          ]}
31 
        ], "ARCHITECTURE_STATEMENT_PART" : [["CONDITIONAL_SIGNAL_ASSIGNMENT", {
32 
          "postponed" : false, "lhs" : ["SIMPLE_NAME", "Clock_tmp"], "rhs" : [{
33 
            "expr" : [{
34 
              "value" : ["EXPRESSION", {
35 
                "args" : [["EXPRESSION", {
36 
                  "args" : [["EXPRESSION", {
37 
                    "args" : [["EXPRESSION", {
38 
                      "args" : [["CALL", ["SIMPLE_NAME", "i_Clk"]]]}
39 
                    ]]}
40 
                  ]]}
41 
                ]]}
42 
              ]}
43 
            ]}
44 
          ]}
45 
        ], ["COMPONENT_INSTANTIATION_STATEMENT", {
46 ddabd63e Arnaud Dieumegard 
          "name" : ["IDENTIFIER", "DFF1"], "inst_unit" : ["SIMPLE_NAME", "DFlipFlop"], "inst_unit_type" : "component", "port_map" : [{
47 2051e520 Arnaud Dieumegard 
            "formal_name" : ["SIMPLE_NAME", "i_Clock"], "actual_designator" : ["SIMPLE_NAME", "Clock_tmp"]}
48 
          , {
49 
            "formal_name" : ["SIMPLE_NAME", "i_Reset_n"], "actual_designator" : ["SIMPLE_NAME", "i_Reset_n"]}
50 
          , {
51 
            "formal_name" : ["SIMPLE_NAME", "i_D"], "actual_designator" : ["SIMPLE_NAME", "i_D"]}
52 
          , {
53 
            "formal_name" : ["SIMPLE_NAME", "o_Q"], "actual_designator" : ["SIMPLE_NAME", "o_Q"]}
54 
          , {
55 
            "formal_name" : ["SIMPLE_NAME", "o_Q_n"], "actual_designator" : ["SIMPLE_NAME", "open"]}
56 
          ]}
57 
        ]]}
58 
      ]}
59 
    ]}
60 
  }