Project

General

Profile

Download (1.09 KB) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/ghdl/ghdl/testsuite/vests/vhdl-93/billowitch/compliant/tc2095.vhd
3
ERROR: Parse error at line 37 column 7:
4

    
5
27: -- $Revision: 1.2 $
6
28: --
7
29: -- ---------------------------------------------------------------------
8
30: 
9
31: ENTITY c07s02b04x00p20n01i02095ent IS
10
32: END c07s02b04x00p20n01i02095ent;
11
33: 
12
34: ARCHITECTURE c07s02b04x00p20n01i02095arch OF c07s02b04x00p20n01i02095ent IS
13
35: 
14
36: BEGIN
15
37:   l : block
16
          ^
17
38:     generic ( info : string );
18
39:     generic map ( "VHDL" & " Technology" & " Group" );
19
40:   begin
20
41:     assert NOT(info = "VHDL Technology Group")
21
42:       report "***PASSED TEST: c07s02b04x00p20n01i02095"
22
43:       severity NOTE;
23
44:     assert (info = "VHDL Technology Group")
24
45:       report "***FAILED TEST: c07s02b04x00p20n01i02095 - Literal concatenation did not succeed."
25
46:       severity ERROR;
26
47:   end block;
27

    
(395-395/2088)