Project

General

Profile

Download (982 Bytes) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/ghdl/ghdl/testsuite/vests/vhdl-93/billowitch/compliant/tc1677.vhd
3
ERROR: Parse error at line 42 column 13:
4

    
5
32: END c09s01b00x00p08n01i01677ent;
6
33: 
7
34: ARCHITECTURE c09s01b00x00p08n01i01677arch OF c09s01b00x00p08n01i01677ent IS
8
35: 
9
36:   SUBTYPE    bit_vector_4 is bit_vector ( 0 to 3 );
10
37:   SUBTYPE    bit_vector_8 is bit_vector ( 0 to 7 );
11
38:   SIGNAL     v_slice : bit_vector_8 := B"1010_1100";
12
39: 
13
40: BEGIN
14
41: 
15
42:   labeled : block
16
                ^
17
43:     port ( v : OUT bit_vector_4 := "1010");
18
44:     port map ( v_slice ( 0 to 3 ));
19
45:   begin
20
46:     v <= B"0101" after 10 ns; -- only driver created ..
21
47:   end block;
22
48: 
23
49:   TESTING: PROCESS
24
50:   BEGIN
25
51: 
26
52:     assert (v_slice = B"1010_1100")
27

    
(293-293/2088)