Project

General

Profile

Download (2.14 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 2001 Bill Billowitch.
3

    
4
-- Some of the work to develop this test suite was done with Air Force
5
-- support.  The Air Force and Bill Billowitch assume no
6
-- responsibilities for this software.
7

    
8
-- This file is part of VESTs (Vhdl tESTs).
9

    
10
-- VESTs is free software; you can redistribute it and/or modify it
11
-- under the terms of the GNU General Public License as published by the
12
-- Free Software Foundation; either version 2 of the License, or (at
13
-- your option) any later version. 
14

    
15
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
16
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
18
-- for more details. 
19

    
20
-- You should have received a copy of the GNU General Public License
21
-- along with VESTs; if not, write to the Free Software Foundation,
22
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
23

    
24
-- ---------------------------------------------------------------------
25
--
26
-- $Id: tc1677.vhd,v 1.2 2001-10-26 16:29:42 paw Exp $
27
-- $Revision: 1.2 $
28
--
29
-- ---------------------------------------------------------------------
30

    
31
ENTITY c09s01b00x00p08n01i01677ent IS
32
END c09s01b00x00p08n01i01677ent;
33

    
34
ARCHITECTURE c09s01b00x00p08n01i01677arch OF c09s01b00x00p08n01i01677ent IS
35

    
36
  SUBTYPE    bit_vector_4 is bit_vector ( 0 to 3 );
37
  SUBTYPE    bit_vector_8 is bit_vector ( 0 to 7 );
38
  SIGNAL     v_slice : bit_vector_8 := B"1010_1100";
39

    
40
BEGIN
41

    
42
  labeled : block
43
    port ( v : OUT bit_vector_4 := "1010");
44
    port map ( v_slice ( 0 to 3 ));
45
  begin
46
    v <= B"0101" after 10 ns; -- only driver created ..
47
  end block;
48

    
49
  TESTING: PROCESS
50
  BEGIN
51

    
52
    assert (v_slice = B"1010_1100")
53
      report "Condition error: value of signal V_SLICE incorrect"
54
      severity failure;
55

    
56
    wait for 10 ns;
57

    
58
    assert NOT(v_slice = B"0101_1100")
59
      report "***PASSED TEST: c09s01b00x00p08n01i01677"
60
      severity NOTE;
61
    assert (v_slice = B"0101_1100")
62
      report "***FAILED TEST: c09s01b00x00p08n01i01677 - The value of signal V_SLICE was not properly updated."
63
      severity ERROR;
64
    wait;
65
  END PROCESS TESTING;
66

    
67
END c09s01b00x00p08n01i01677arch;
(292-292/2088)