Project

General

Profile

Download (2.22 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_20_fg_20_09.vhd,v 1.2 2001-10-26 16:29:36 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity bottom is
28
  port ( -- . . . );
29
    --
30
    port_name : in bit := '0' );
31
  --
32
end entity bottom;
33

    
34
--------------------------------------------------
35

    
36
architecture bottom_arch of bottom is
37

    
38
  signal bot_sig : -- . . .;          -- 5
39
    --
40
    bit;
41
  --
42

    
43
  procedure proc ( -- . . . ) is
44
    --
45
    param_name : in bit := '0' ) is
46
    --
47
    variable v : -- . . .;            -- 6
48
      --
49
      bit;
50
    --
51
  begin
52
    -- . . .
53
    --
54
    report "--6: " & v'path_name;
55
    report "--6: " & v'instance_name;
56
    --
57
  end procedure proc;
58

    
59
begin
60

    
61
  delays : block is
62
                   constant d : integer := 1;      -- 7
63
  begin
64
    -- . . .
65
    --
66
    assert false report "--7: " & d'path_name;
67
    assert false report "--7: " & d'instance_name;
68
    --
69
  end block delays;
70

    
71
  func : block is
72
  begin
73

    
74
    process is
75
              variable v : -- . . .;          -- 8
76
            --
77
            bit;
78
            --
79
    begin
80
      -- . . .
81
      --
82
      report "--5: " & bot_sig'path_name;
83
      report "--5: " & bot_sig'instance_name;
84
      report "--8: " & v'path_name;
85
      report "--8: " & v'instance_name;
86
      proc(param_name => open);
87
      wait;
88
      --
89
      --
90
    end process;
91

    
92
  end block func;
93

    
94
end architecture bottom_arch;
(164-164/171)