Project

General

Profile

Download (2.02 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_13.vhd,v 1.3 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
-- not in book
28

    
29
entity computer_system is
30
end entity computer_system;
31

    
32

    
33
library stimulus;  
34
use stimulus.stimulus_generators.all;
35

    
36
-- end not in book
37

    
38
architecture structure of computer_system is
39

    
40
  component decoder_2_to_4 is
41
                             generic ( prop_delay : delay_length );
42
                           port ( in0, in1 : in bit;
43
                                  out0, out1, out2, out3 : out bit );
44
  end component decoder_2_to_4;
45

    
46
  -- . . .
47

    
48
  -- not in book
49

    
50
  signal addr : bit_vector(5 downto 4);
51
  signal interface_a_select, interface_b_select,
52
    interface_c_select, interface_d_select : bit;
53
  -- end not in book
54

    
55
begin
56

    
57
  interface_decoder : component decoder_2_to_4
58
    generic map ( prop_delay => 4 ns )
59
    port map ( in0 => addr(4), in1 => addr(5),
60
               out0 => interface_a_select, out1 => interface_b_select,
61
               out2 => interface_c_select, out3 => interface_d_select );
62

    
63
  -- . . .
64

    
65
  -- not in book
66

    
67
  all_possible_values(addr, 10 ns);
68

    
69
  -- end not in book
70

    
71
end architecture structure;
(68-68/171)