Project

General

Profile

Download (2.08 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_08.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
library star_lib;
28
--use star_lib.edge_triggered_dff;
29
use star_lib.all;
30

    
31
configuration full of counter is
32

    
33
  for registered  -- architecture of counter
34

    
35
    for all : digit_register
36
      use entity work.reg4(struct);
37

    
38
      for struct  -- architecture of reg4
39

    
40
        for bit0 : flipflop
41
          use entity edge_triggered_Dff(hi_fanout);
42
        end for;
43

    
44
        for others : flipflop
45
          use entity edge_triggered_Dff(basic);
46
        end for;
47

    
48
      end for;  -- end of architecture struct
49

    
50
    end for;
51

    
52
    -- . . .    -- bindings for other component instances
53

    
54
  end for;  -- end of architecture registered
55

    
56
end configuration full;
57

    
58

    
59

    
60
-- not in book
61

    
62
entity fg_13_08 is
63
end entity fg_13_08;
64

    
65

    
66
use work.counter_types.all;
67

    
68
architecture test of fg_13_08 is
69

    
70
  signal clk, clr : bit := '0';
71
  signal q0, q1 : digit;
72

    
73
begin
74

    
75
  dut : configuration work.full
76
    port map ( clk => clk, clr => clr,
77
               q0 => q0, q1 => q1 );
78

    
79
  clk_gen : clk <= not clk after 20 ns;
80

    
81
  clr_gen : clr <= '1' after 95 ns,
82
		   '0' after 135 ns;
83

    
84
end architecture test;
85

    
86
-- end not in book
(65-65/171)