Project

General

Profile

Download (2.17 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_08_ch_08_03.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_08_03 is
28

    
29
end entity ch_08_03;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
library ieee;
36

    
37
architecture test of ch_08_03 is
38
begin
39

    
40

    
41
  process_08_3_a : process is
42

    
43
                             -- code from book:
44

    
45
                             use work.cpu_types;
46

    
47
                           variable data_word : cpu_types.word;
48
                           variable next_address : cpu_types.address;
49

    
50
                           -- end of code from book
51

    
52
  begin
53
    wait;
54
  end process process_08_3_a;
55

    
56

    
57
  ----------------
58

    
59

    
60
  process_08_3_b : process is
61

    
62
                             -- code from book:
63

    
64
                             use work.cpu_types.word, work.cpu_types.address;
65

    
66
                           variable data_word : word;
67
                           variable next_address : address;
68

    
69
                           -- end of code from book
70

    
71
  begin
72
    wait;
73
  end process process_08_3_b;
74

    
75

    
76
  ----------------
77

    
78

    
79
  block_08_3_c : block is
80

    
81
                         -- code from book:
82

    
83
                         use ieee.std_logic_1164.all;
84

    
85
                       -- end of code from book
86

    
87
  begin
88
  end block block_08_3_c;
89

    
90

    
91
end architecture test;
(45-45/171)