Project

General

Profile

Download (1.82 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_20_fg_20_05.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity flipflop is
28
  generic ( Tsetup : delay_length );
29
  port ( clk, d : in bit;  q : out bit );
30
end entity flipflop;
31

    
32

    
33
-- code from book
34

    
35
architecture behavior of flipflop is
36
begin
37

    
38
  timing_check : process (clk) is
39
  begin
40
    if clk = '1' then
41
      assert d'last_event >= Tsetup
42
        report "set up violation detected in " & timing_check'path_name
43
        severity error;
44
    end if;
45
  end process timing_check;
46

    
47
  -- . . .    -- functionality
48

    
49
end architecture behavior;
50

    
51
-- end code from book
52

    
53

    
54

    
55
entity fg_20_05 is
56
end entity fg_20_05;
57

    
58

    
59
architecture test of fg_20_05 is
60

    
61
  signal clk, d, q : bit;
62

    
63
begin
64

    
65
  dut : entity work.flipflop(behavior)
66
    generic map ( Tsetup => 3 ns )
67
    port map ( clk => clk, d => d, q => q );
68

    
69
  clk <= '1' after 10 ns, '0' after 20 ns;
70

    
71
  d <= '1' after 8 ns;
72

    
73
end architecture test;
(252-252/267)