Project

General

Profile

Download (2.2 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_11.vhd,v 1.2 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
-- not in book
28
library ieee;  use ieee.std_logic_1164.all;
29

    
30
               entity controller is
31
               end entity controller;
32

    
33
-- end not in book
34

    
35

    
36
               architecture structural of controller is
37

    
38
                 component reg is
39
                                 generic ( width : positive );
40
                               port ( clock : in std_logic;
41
                                      data_in : in std_logic_vector(0 to width - 1);
42
                                      data_out : out std_logic_vector(0 to width - 1) );
43
                 end component reg;
44

    
45
                 -- . . .
46

    
47
                 -- not in book
48
                 subtype state_type is std_logic_vector(0 to 5);
49
                 signal clock_phase1 : std_logic;
50
                 signal next_state, current_state : state_type;
51
                 -- end not in book
52

    
53
               begin
54

    
55
                 state_reg : component reg
56
                   generic map ( width => state_type'length )
57
                   port map ( clock => clock_phase1,
58
                              data_in => next_state,
59
                              data_out => current_state );
60

    
61
                 -- . . .
62

    
63
               end architecture structural;
(196-196/267)