Project

General

Profile

Download (2.26 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_07_ch_07_01.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_07_01 is
28

    
29
end entity ch_07_01;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
architecture test of ch_07_01 is
36
begin
37

    
38

    
39
  process_07_2_a : process is
40

    
41
                             type t1 is (t1_1, t1_2);
42
                           type t2 is (t2_1, t2_2);
43
                           type t3 is (t3_1, t3_2);
44
                           type t4 is (t4_1, t4_2);
45

    
46
                           constant v4 : t4 := t4_1;
47

    
48
                           constant val1 : t1 := t1_1;
49
                           constant val2 : t2 := t2_1;
50
                           variable var3 : t3 := t3_1;
51
                           constant val4 : t4 := t4_1;
52

    
53
                           -- code from book:
54

    
55
                           procedure p ( f1 : in t1;  f2 : in t2;  f3 : out t3;  f4 : in t4 := v4 ) is
56
                           begin
57
                             -- . . .
58
                           end procedure p;
59

    
60
                           -- end of code from book
61

    
62
  begin
63

    
64
    -- code from book:
65

    
66
    p ( val1, val2, var3, val4 );
67
    p ( f1 => val1, f2 => val2, f4 => val4, f3 => var3 );
68
    p ( val1, val2, f4 => open, f3 => var3 );
69
    p ( val1, val2, var3 );
70

    
71
    -- end of code from book
72

    
73
    wait;
74
  end process process_07_2_a;
75

    
76

    
77
end architecture test;
(142-142/267)