Project

General

Profile

Download (1.41 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_tb_05_11.vhd,v 1.1.1.1 2001-08-22 18:20:48 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity tb_05_11 is
28
end entity tb_05_11;
29

    
30

    
31
use work.counter_types.all;
32

    
33
architecture test of tb_05_11 is
34

    
35
  signal clk, clr : bit := '0';
36
  signal q0, q1 : digit;
37

    
38
begin
39

    
40
  dut : entity work.counter(registered)
41
    port map ( clk => clk, clr => clr,
42
               q0 => q0, q1 => q1 );
43

    
44
  clk_gen : clk <= not clk after 20 ns;
45

    
46
  clr_gen : clr <= '1' after 95 ns,
47
		   '0' after 135 ns;
48

    
49
end architecture test;
(108-108/267)