Project

General

Profile

Download (1.41 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_fg_05_05.vhd,v 1.3 2001-11-03 23:19:37 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity edge_triggered_Dff is
28
  port ( D : in bit;  clk : in bit;  clr : in bit;
29
  Q : out bit );
30
end entity edge_triggered_Dff;
31

    
32
architecture behavioral of edge_triggered_Dff is
33
begin
34

    
35
  state_change : process (clk, clr) is
36
  begin
37
    if clr = '1' then
38
      Q <= '0' after 2 ns;
39
    elsif clk'event and clk = '1' then
40
      Q <= D after 2 ns;
41
    end if;
42
  end process state_change;
43

    
44
end architecture behavioral;
(88-88/267)