Project

General

Profile

Download (1.76 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_ch_05_11.vhd,v 1.1.1.1 2001-08-22 18:20:47 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_05_11 is
28

    
29
end entity ch_05_11;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
architecture test of ch_05_11 is
36

    
37
  signal line_in, line_out : bit := '0';
38

    
39
begin
40

    
41

    
42
  -- code from book:
43

    
44
  transmission_line : process (line_in) is
45
  begin
46
    line_out <= transport line_in after 500 ps;
47
  end process transmission_line;
48

    
49
  -- end of code from book
50

    
51

    
52
  ----------------
53

    
54

    
55
  stimulus : process is
56
  begin
57
    line_in <= '1' after 2000 ps,
58
               '0' after 4000 ps,
59
               '1' after 6000 ps,
60
               '0' after 6200 ps,
61
               '1' after 8000 ps,
62
               '0' after 8200 ps,
63
               '1' after 8300 ps,
64
               '0' after 8400 ps;
65

    
66
    wait;
67
  end process stimulus;
68

    
69

    
70
end architecture test;
(76-76/267)