Project

General

Profile

Download (1.66 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_05_ch_05_10.vhd,v 1.2 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_05_10 is
28

    
29
end entity ch_05_10;
30

    
31

    
32
----------------------------------------------------------------
33

    
34

    
35
architecture test of ch_05_10 is
36

    
37
  signal data : bit_vector(7 downto 0) := X"FF";
38
  signal s : bit := '0';
39

    
40
begin
41

    
42

    
43
  process_05_3_l : process is
44
  begin
45
    wait for 10 ns;
46

    
47
    -- code from book:
48

    
49
    data <= X"00";
50

    
51
    -- end of code from book
52

    
53
    wait for 10 ns;
54

    
55
    -- code from book:
56

    
57
    s <= '1';
58
    -- . . .
59
    if s = '1' then -- . . .
60
      -- not in book
61
      report "s is '1'";
62
    else
63
      report "s is '0'";
64
    end if;
65
    -- end not in boook
66

    
67
    -- end of code from book
68

    
69
    wait;
70
  end process process_05_3_l;
71

    
72

    
73
end architecture test;
(75-75/267)