Project

General

Profile

Download (1.43 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_16.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_16 is
28
end entity ch_03_16;
29

    
30
architecture test of ch_03_16 is
31
begin
32

    
33
  -- code from book:
34

    
35
  hiding_example : process is
36
                             variable a, b : integer;
37
  begin
38
    a := 10;
39
    for a in 0 to 7 loop
40
      b := a;
41
    end loop;
42
    -- a = 10, and b = 7
43
    -- . . .
44
    -- not in book:
45
    wait;
46
    -- end not in book
47
  end process hiding_example;
48

    
49
  -- end of code from book
50

    
51
end architecture test;
(35-35/267)