Project

General

Profile

Download (1.56 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_14.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_14 is
28
end entity ch_03_14;
29

    
30
architecture test of ch_03_14 is
31

    
32
  -- code from book:
33

    
34
  type controller_state is (initial, idle, active, error);
35

    
36
  -- end of code from book
37

    
38
  signal current_state : controller_state := initial;
39

    
40
begin
41

    
42
  process_3_4_c : process is
43
  begin
44

    
45
    -- code from book:
46

    
47
    for state in controller_state loop
48
      -- . . .
49
      -- not in book:
50
      current_state <= state;
51
      wait for 10 ns;
52
      -- end not in book
53
    end loop;
54

    
55
    -- end of code from book
56

    
57
    wait;
58
  end process process_3_4_c;
59

    
60
end architecture test;
61

    
(34-34/267)