Project

General

Profile

Download (1.37 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_13.vhd,v 1.2 2001-10-24 23:30:59 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_13 is
28
end entity ch_03_13;
29

    
30
architecture test of ch_03_13 is
31

    
32
  signal count_out : integer;
33

    
34
begin
35

    
36
  process_3_4_b : process is
37
  begin
38

    
39
    -- code from book:
40

    
41
    for count_value in 0 to 127 loop
42
      count_out <= count_value;
43
      wait for 5 ns;
44
    end loop;
45

    
46
    -- end of code from book
47

    
48
    wait;
49
  end process process_3_4_b;
50

    
51
end architecture test;
52

    
(33-33/267)