Project

General

Profile

Download (1.46 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_11.vhd,v 1.2 2001-10-24 23:30:59 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_11 is
28
end entity ch_03_11;
29

    
30
architecture test of ch_03_11 is
31

    
32
  signal sensitivity_list : bit := '0';
33

    
34
begin
35

    
36
  -- code from book:
37

    
38
  -- make "sensitivity_list" roman italic
39
  control_section : process ( sensitivity_list ) is
40
  begin
41
    null;
42
  end process control_section;
43

    
44
  -- end of code from book
45

    
46
  stimulus : process is
47
  begin
48
    sensitivity_list <= '1' after 10 ns, '0' after 20 ns;
49
    wait;
50
  end process stimulus;
51

    
52
end architecture test;
53

    
(32-32/267)