Project

General

Profile

Download (1.75 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_10.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_10 is
28
end entity ch_03_10;
29

    
30
architecture test of ch_03_10 is
31

    
32
  type opcode_type is (nop, add, subtract);
33

    
34
  signal opcode : opcode_type := nop;
35

    
36
begin
37

    
38
  process_3_3_a : process (opcode) is
39

    
40
                                     variable Acc : integer := 0;
41
                                   constant operand : integer := 1;
42

    
43
  begin
44

    
45
    -- code from book:
46

    
47
    case opcode is
48
      when add =>
49
        Acc := Acc + operand;
50
      when subtract =>
51
        Acc := Acc - operand;
52
      when nop =>
53
        null;
54
    end case;
55

    
56
    -- end of code from book
57

    
58
  end process process_3_3_a;
59

    
60
  stimulus : process is
61
  begin
62
    opcode <= add after 10 ns, subtract after 20 ns, nop after 30 ns;
63
    wait;
64
  end process stimulus;
65

    
66
end architecture test;
(31-31/267)