Project

General

Profile

Download (1.94 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_03_ch_03_06.vhd,v 1.3 2001-10-26 16:29:33 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ch_03_06 is
28
end entity ch_03_06;
29

    
30
architecture test of ch_03_06 is
31

    
32
  -- code from book:
33
  
34
  type alu_func is (pass1, pass2, add, subtract);
35
  
36
  -- end of code from book
37
  
38
  signal func : alu_func := pass1;
39
  signal operand1 : integer := 10;
40
  signal operand2 : integer := 3;
41

    
42
begin
43

    
44
  process_03_2_a : process (func, operand1, operand2) is
45

    
46
                                                        variable result : integer := 0;
47

    
48
  begin
49

    
50
    -- code from book:
51

    
52
    case func is
53
      when pass1 =>
54
        result := operand1;
55
      when pass2 =>
56
        result := operand2;
57
      when add =>
58
        result := operand1 + operand2;
59
      when subtract =>
60
        result := operand1 - operand2;
61
    end case;
62

    
63
    -- end of code from book
64

    
65
  end process process_03_2_a;
66

    
67
  stimulus : process is
68
  begin
69
    func <= pass2 after 10 ns,
70
	    add after 20 ns,
71
	    subtract after 30 ns;
72
    wait;
73
  end process stimulus;
74

    
75

    
76
end architecture test;
(29-29/267)