Project

General

Profile

Download (1.34 KB) Statistics
| Branch: | Tag: | Revision:
1

    
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3

    
4
-- This file is part of VESTs (Vhdl tESTs).
5

    
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10

    
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15

    
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19

    
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ap_a_ap_a_04.vhd,v 1.1.1.1 2001-08-22 18:20:47 paw Exp $
23
-- $Revision: 1.1.1.1 $
24
--
25
-- ---------------------------------------------------------------------
26

    
27
entity ap_a_04 is
28

    
29
end entity ap_a_04;
30

    
31

    
32
library ieee;  use ieee.std_logic_1164.all;
33

    
34
architecture test of ap_a_04 is
35

    
36
  signal a, b, y : std_ulogic;
37

    
38
begin
39

    
40
  -- code from book
41

    
42
  y <= a or b;
43

    
44
  -- end code from book
45

    
46
  a <= '0', '1' after 10 ns;
47
  b <= '0', '1' after 5 ns, '0' after 10 ns, '1' after 15 ns;
48

    
49
end architecture test;
50

    
(2-2/267)