Project

General

Profile

Download (952 Bytes) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/forth-cpu/vga.vhd
3
ERROR: Parse error at line 203 column 2:
4

    
5
193:  cs: entity work.clock_source_tb
6
194:   generic map(clock_frequency => clock_frequency, hold_rst => 2)
7
195:   port map(stop => stop, clk => clk, rst => rst);
8
196: 
9
197:  cs25MHz: entity work.clock_source_tb
10
198:   generic map(clock_frequency => 25000000, hold_rst => 2)
11
199:   port map(stop => stop, clk => clk25MHz, rst => rst25MHz);
12
200: 
13
201: 
14
202:  uut: work.vga_pkg.vt100
15
203:  port map(
16
      ^
17
204:   clk      => clk,
18
205:   clk25MHz => clk25MHz,
19
206:   rst      => rst,
20
207:   we       => we,
21
208:   char     => char,
22
209:   busy     => busy,
23
210:   o_vga    => physical);
24
211: 
25
212:  stimulus_process: process
26
213:  begin
27

    
(20-20/21)