Project

General

Profile

Download (896 Bytes) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/forth-cpu/uart.vhd
3
ERROR: Parse error at line 164 column 3:
4

    
5
154:     wrote_n    <= '1';
6
155:    elsif din_ack = '0' and wrote_c = '1' then
7
156:    --elsif wrote_c = '1' then
8
157:     -- assert din_ack = '1' on the next cycle?
9
158:     din_stb    <= '1';
10
159:     wrote_n    <= '0';
11
160:    end if;
12
161:  end process;
13
162: 
14
163:  rx_fifo: work.util.fifo
15
164:   generic map (
16
       ^
17
165:    data_width => 8,
18
166:    fifo_depth => fifo_depth)
19
167:   port map(
20
168:    clk   => clk,
21
169:    rst   => rst,
22
170:    di    => dout,
23
171:    we    => dout_stb,
24
172:    re    => rx_data_re,
25
173:    do    => rx_data,
26
174:    full  => rx_fifo_full,
27

    
(14-14/21)