Project

General

Profile

Download (1.21 KB) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/forth-cpu/top.vhd
3
ERROR: Parse error at line 168 column 13:
4

    
5
158: -------------------------------------------------------------------------------
6
159: -- The Main components
7
160: -------------------------------------------------------------------------------
8
161: 
9
162: ------- Output assignments (Not in a process) ---------------------------------
10
163: 
11
164:  -- @warning These are both temporary measures for testing only!
12
165:  -- rst        <= btnu_d;
13
166:  cpu_wait   <= btnc_d;
14
167: 
15
168:  irq_block: block
16
                 ^
17
169:   signal rx_fifo_not_empty: std_ulogic := '0';
18
170:   signal tx_fifo_not_empty: std_ulogic := '0';
19
171: 
20
172:   signal rx_fifo_not_empty_edge: std_ulogic := '0';
21
173:   signal rx_fifo_full_edge:      std_ulogic := '0';
22
174:   signal tx_fifo_not_empty_edge: std_ulogic := '0';
23
175:   signal tx_fifo_full_edge:      std_ulogic := '0';
24
176:   signal kbd_char_buf_new_edge:  std_ulogic := '0';
25
177:  begin
26
178:   rx_fifo_not_empty <= not rx_fifo_empty;
27

    
(11-11/21)