Project

General

Profile

Download (1.05 KB) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/cnes_guidelines/rule/data/testcases/simple_registers.vhd
3
ERROR: Parse error at line 33 column 7:
4

    
5
23:    signal flipflop_3: std_logic;
6
24:    signal flipflop_4: std_logic;
7
25:    signal flipflop_5: std_logic;
8
26: begin
9
27:    -- (is_simple_register_of flipflop_0 i_a i_clock)
10
28:    -- (not (is_async_register_of flipflop_0 i_a i_clock))
11
29:    -- (not (is_sync_register_of flipflop_0 i_a i_clock))
12
30:    process (i_clock)
13
31:    begin
14
32:       if (rising_edge(i_clock))
15
33:       begin
16
          ^
17
34:          flipflop_0 <= i_a;
18
35:       end if;
19
36:    end process;
20
37: 
21
38:    -- (is_simple_register_of flipflop_1 i_a i_clock)
22
39:    -- (not (is_async_register_of flipflop_1 i_a i_clock))
23
40:    -- (not (is_sync_register_of flipflop_1 i_a i_clock))
24
41:    process (i_clock)
25
42:    begin
26
43:       if (i_b = '1')
27

    
(5-5/6)