Project

General

Profile

Download (1.05 KB) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/cnes_guidelines/rule/data/testcases/failed_registers.vhd
3
ERROR: Parse error at line 34 column 7:
4

    
5
24: 
6
25:    -- (not (is_simple_register_of flipflop_0 i_a i_clock))
7
26:    -- (not (is_async_register_of flipflop_0 i_a i_clock))
8
27:    -- (not (is_sync_register_of flipflop_0 i_a i_clock))
9
28:    -- This is still a flipflop, but not one that simply stores 'i_a', instead
10
29:    -- it seems to have an "enable" signal (i_c = '1').
11
30:    process (i_clock)
12
31:    begin
13
32:       o_a <= i_a;
14
33:       if (i_b = '1')
15
34:       begin
16
          ^
17
35:          o_b <= (not i_a);
18
36:          if (rising_edge(i_clock))
19
37:          begin
20
38:             o_c <= flipflop_0;
21
39:             if (i_c = '1')
22
40:             then
23
41:                flipflop_0 <= i_a;
24
42:             end if;
25
43:          end if;
26
44:       else
27

    
(2-2/6)