Project

General

Profile

Download (1.03 KB) Statistics
| Branch: | Tag: | Revision:
1
WARN: SCM provider autodetection failed. No SCM provider claims to support this project. Please use sonar.scm.provider to define SCM of your project.
2
ERROR: Unable to parse source file : /home/adieumeg/Documents/Projects/Valencia/workspaces/vhdl_examples/cnes_guidelines/rule/data/include/registers_test.vhd
3
ERROR: Parse error at line 28 column 7:
4

    
5
18: 
6
19: architecture Behavioral of registers_test is
7
20:    signal flipflop_a: std_logic;
8
21: begin
9
22:    -- (is_simple_register_of flipflop_a i_a i_clock)
10
23:    -- (not (is_async_register_of flipflop_a i_a i_clock))
11
24:    -- (not (is_sync_register_of flipflop_a i_a i_clock))
12
25:    process (i_clock)
13
26:    begin
14
27:       if (rising_edge(i_clock))
15
28:       begin
16
          ^
17
29:          flipflop_a <= i_a;
18
30:       end if;
19
31:    end process;
20
32: 
21
33:    -- (is_simple_register_of flipflop_a i_a i_clock)
22
34:    -- (not (is_async_register_of flipflop_a i_a i_clock))
23
35:    -- (not (is_sync_register_of flipflop_a i_a i_clock))
24
36:    process (i_clock)
25
37:    begin
26
38:       if (i_b = '1')
27

    
(2-2/3)