| 1 |
d93979b7
|
Arnaud Dieumegard
|
|
| 2 |
|
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
| 3 |
|
|
|
| 4 |
|
|
-- This file is part of VESTs (Vhdl tESTs).
|
| 5 |
|
|
|
| 6 |
|
|
-- VESTs is free software; you can redistribute it and/or modify it
|
| 7 |
|
|
-- under the terms of the GNU General Public License as published by the
|
| 8 |
|
|
-- Free Software Foundation; either version 2 of the License, or (at
|
| 9 |
|
|
-- your option) any later version.
|
| 10 |
|
|
|
| 11 |
|
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
| 12 |
|
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 13 |
|
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 14 |
|
|
-- for more details.
|
| 15 |
|
|
|
| 16 |
|
|
-- You should have received a copy of the GNU General Public License
|
| 17 |
|
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
| 18 |
|
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
| 19 |
|
|
|
| 20 |
|
|
-- ---------------------------------------------------------------------
|
| 21 |
|
|
--
|
| 22 |
|
|
-- $Id: ch_09_ch_09_01.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
|
| 23 |
|
|
-- $Revision: 1.2 $
|
| 24 |
|
|
--
|
| 25 |
|
|
-- ---------------------------------------------------------------------
|
| 26 |
|
|
|
| 27 |
|
|
entity ch_09_01 is
|
| 28 |
|
|
|
| 29 |
|
|
end entity ch_09_01;
|
| 30 |
|
|
|
| 31 |
|
|
|
| 32 |
|
|
----------------------------------------------------------------
|
| 33 |
|
|
|
| 34 |
|
|
|
| 35 |
|
|
architecture test of ch_09_01 is
|
| 36 |
|
|
begin
|
| 37 |
|
|
|
| 38 |
|
|
|
| 39 |
|
|
process_09_1_a : process is
|
| 40 |
|
|
|
| 41 |
|
|
-- code from book:
|
| 42 |
|
|
|
| 43 |
|
|
type register_array is array (0 to 15) of bit_vector(31 downto 0);
|
| 44 |
|
|
|
| 45 |
|
|
type register_set is record
|
| 46 |
|
|
general_purpose_registers : register_array;
|
| 47 |
|
|
program_counter : bit_vector(31 downto 0);
|
| 48 |
|
|
program_status : bit_vector(31 downto 0);
|
| 49 |
|
|
end record;
|
| 50 |
|
|
|
| 51 |
|
|
variable CPU_registers : register_set;
|
| 52 |
|
|
|
| 53 |
|
|
-- code revised to work around MTI bugs mt015 and mt016
|
| 54 |
|
|
-- alias PSW is CPU_registers.program_status;
|
| 55 |
|
|
-- alias PC is CPU_registers.program_counter;
|
| 56 |
|
|
-- alias GPR is CPU_registers.general_purpose_registers;
|
| 57 |
|
|
|
| 58 |
|
|
alias PSW : bit_vector(31 downto 0) is CPU_registers.program_status;
|
| 59 |
|
|
alias PC : bit_vector(31 downto 0) is CPU_registers.program_counter;
|
| 60 |
|
|
alias GPR : register_array is CPU_registers.general_purpose_registers;
|
| 61 |
|
|
|
| 62 |
|
|
-- alias SP is CPU_registers.general_purpose_registers(15);
|
| 63 |
|
|
|
| 64 |
|
|
alias SP : bit_vector(31 downto 0) is CPU_registers.general_purpose_registers(15);
|
| 65 |
|
|
|
| 66 |
|
|
-- alias interrupt_level is PSW(30 downto 26);
|
| 67 |
|
|
|
| 68 |
|
|
alias interrupt_level : bit_vector(30 downto 26) is PSW(30 downto 26);
|
| 69 |
|
|
|
| 70 |
|
|
-- end revision
|
| 71 |
|
|
|
| 72 |
|
|
-- end of code from book
|
| 73 |
|
|
|
| 74 |
|
|
procedure procedure_09_1_b is
|
| 75 |
|
|
|
| 76 |
|
|
-- code from book:
|
| 77 |
|
|
|
| 78 |
|
|
-- code revised to work around MTI bug mt016
|
| 79 |
|
|
-- alias SP is GPR(15);
|
| 80 |
|
|
|
| 81 |
|
|
alias SP : bit_vector(31 downto 0) is GPR(15);
|
| 82 |
|
|
|
| 83 |
|
|
-- end revision
|
| 84 |
|
|
|
| 85 |
|
|
alias interrupt_level : bit_vector(4 downto 0) is PSW(30 downto 26);
|
| 86 |
|
|
|
| 87 |
|
|
-- end of code from book
|
| 88 |
|
|
|
| 89 |
|
|
begin
|
| 90 |
|
|
end procedure procedure_09_1_b;
|
| 91 |
|
|
|
| 92 |
|
|
begin
|
| 93 |
|
|
wait;
|
| 94 |
|
|
end process process_09_1_a;
|
| 95 |
|
|
|
| 96 |
|
|
|
| 97 |
|
|
end architecture test;
|