Project

General

Profile

Download (1.59 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_15_regmpr-b.vhd,v 1.3 2001-11-03 23:19:37 paw Exp $
23
-- $Revision: 1.3 $
24
--
25
-- ---------------------------------------------------------------------
26
27
architecture behavior of reg_multiple_plus_one_out_reset is
28
29
begin
30
31
  reg: process ( d, latch_en, out_en, reset )
32
    is
33
34
      variable latched_value : dlx_word;
35
36
  begin
37
    if To_bit(reset) = '1' then
38
      latched_value := X"0000_0000";
39
    elsif To_bit(latch_en) = '1' then
40
      latched_value := To_X01(d);
41
    end if;
42
    q0 <= latched_value after Tpd;
43
    for index in out_en'range loop
44
      if To_bit(out_en(index)) = '1' then
45
	q(index) <= latched_value after Tpd;
46
      else
47
	q(index) <= disabled_dlx_word after Tpd;
48
      end if;
49
    end loop;
50
  end process reg;
51
52
end architecture behavior;