1 |
d93979b7
|
Arnaud Dieumegard
|
|
2 |
|
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
|
3 |
|
|
|
4 |
|
|
-- This file is part of VESTs (Vhdl tESTs).
|
5 |
|
|
|
6 |
|
|
-- VESTs is free software; you can redistribute it and/or modify it
|
7 |
|
|
-- under the terms of the GNU General Public License as published by the
|
8 |
|
|
-- Free Software Foundation; either version 2 of the License, or (at
|
9 |
|
|
-- your option) any later version.
|
10 |
|
|
|
11 |
|
|
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
|
12 |
|
|
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
13 |
|
|
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
14 |
|
|
-- for more details.
|
15 |
|
|
|
16 |
|
|
-- You should have received a copy of the GNU General Public License
|
17 |
|
|
-- along with VESTs; if not, write to the Free Software Foundation,
|
18 |
|
|
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
19 |
|
|
|
20 |
|
|
-- ---------------------------------------------------------------------
|
21 |
|
|
--
|
22 |
|
|
-- $Id: ch_15_mem.vhd,v 1.2 2001-10-26 16:29:36 paw Exp $
|
23 |
|
|
-- $Revision: 1.2 $
|
24 |
|
|
--
|
25 |
|
|
-- ---------------------------------------------------------------------
|
26 |
|
|
|
27 |
|
|
library ieee; use ieee. std_logic_1164.all;
|
28 |
|
|
|
29 |
|
|
use work.dlx_types.all;
|
30 |
|
|
|
31 |
|
|
entity memory is
|
32 |
|
|
|
33 |
|
|
generic ( mem_size : positive;
|
34 |
|
|
Tac_first : delay_length;
|
35 |
|
|
Tac_burst : delay_length;
|
36 |
|
|
Tpd_clk_out : delay_length;
|
37 |
|
|
load_file_name : string := "dlx.out" );
|
38 |
|
|
|
39 |
|
|
port ( phi1, phi2 : in std_logic;
|
40 |
|
|
a : in dlx_address;
|
41 |
|
|
d : inout dlx_word;
|
42 |
|
|
width : in dlx_mem_width;
|
43 |
|
|
write_enable : in std_logic;
|
44 |
|
|
burst : in std_logic := '0';
|
45 |
|
|
mem_enable : in std_logic;
|
46 |
|
|
ready : out std_logic );
|
47 |
|
|
|
48 |
|
|
end entity memory;
|