Project

General

Profile

Download (1.55 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_13_fg_13_10.vhd,v 1.2 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26
27
library ieee;  use ieee.std_logic_1164.all;
28
29
               entity reg is
30
                 generic ( t_setup, t_hold, t_pd : delay_length;
31
                           width : positive );
32
                 port ( clock : in std_logic;
33
                        data_in : in std_logic_vector(0 to width - 1);
34
                        data_out : out std_logic_vector(0 to width - 1) );
35
               end entity reg;
36
37
38
39
-- not in book
40
41
               architecture gate_level of reg is
42
               begin
43
               end architecture gate_level;
44
45
-- end not in book