Project

General

Profile

Download (1.81 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_12_ch_12_02.vhd,v 1.2 2001-10-26 16:29:35 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26
27
-- code from book
28
29
entity reg is
30
  port ( d : in bit_vector;  q : out bit_vector;  -- . . . );
31
  -- not in book
32
  other_port : in bit := '0' );
33
  -- end not in book
34
end entity reg;
35
36
-- end code from book
37
38
39
architecture test of reg is
40
begin
41
  q <= d;
42
end architecture test;
43
44
45
46
entity ch_12_02 is
47
48
end entity ch_12_02;
49
50
51
----------------------------------------------------------------
52
53
54
architecture test of ch_12_02 is
55
56
  -- code from book
57
58
  signal small_data : bit_vector(0 to 7);
59
  signal large_data : bit_vector(0 to 15);
60
  -- . . .
61
62
  -- end code from book
63
64
65
begin
66
67
  -- code from book
68
69
  problem_reg : entity work.reg
70
    port map ( d => small_data,  q => large_data, -- . . . );
71
               -- not in book
72
               other_port => open );
73
  -- end not in book
74
75
  -- end code from book
76
77
end architecture test;