Project

General

Profile

Download (1.68 KB) Statistics
| Branch: | Tag: | Revision:
1 d93979b7 Arnaud Dieumegard
2
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
3
4
-- This file is part of VESTs (Vhdl tESTs).
5
6
-- VESTs is free software; you can redistribute it and/or modify it
7
-- under the terms of the GNU General Public License as published by the
8
-- Free Software Foundation; either version 2 of the License, or (at
9
-- your option) any later version. 
10
11
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
12
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14
-- for more details. 
15
16
-- You should have received a copy of the GNU General Public License
17
-- along with VESTs; if not, write to the Free Software Foundation,
18
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
19
20
-- ---------------------------------------------------------------------
21
--
22
-- $Id: ch_06_acca-b.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
23
-- $Revision: 1.2 $
24
--
25
-- ---------------------------------------------------------------------
26
27
architecture behavioral of accumulator_adder is
28
begin
29
30
  behavior : process (a, b) is
31
32
                              constant Tpd_in_out : time := 3 ns;
33
                            variable carry_in : std_ulogic;
34
                            variable carry_out : std_ulogic := '0';
35
36
  begin
37
    for index in 0 to 21 loop
38
      carry_in := carry_out;  -- of previous bit
39
      s(index) <= a(index) xor b(index) xor carry_in after Tpd_in_out;
40
      carry_out := (a(index) and b(index))
41
      	      	   or (carry_in and (a(index) xor b(index)));
42
    end loop;
43
    ovf <= carry_out xor carry_in after Tpd_in_out;  -- ovf is carry_out /= carry_in
44
  end process behavior;
45
46
end architecture behavioral;